

RZ FAMILY MICROPROCESSORS

64-Bit & 32-Bit High-performance MPUs





2024.05



THE NEXT-GENERATION PROCESSOR TO MEET THE NEEDS OF THE SMART SOCIETY HAS ARRIVED.



CONTENTS

RZ FAMILY PORTFOLIO	_ 04
RZ/V SERIES	_ 06
RZ/N SERIES	12
RZ/T SERIES	_ 20
RZ/G SERIES	_ 30
RZ/A SERIES	_ 40
PACKAGE LINEUP	_ 46

The utilization of intelligent technology is advancing in all aspects of our lives, including electric household appliances, industrial equipment, building management, power grids, and transportation. The cloud-connected "smart society" is coming ever closer to realization. Microcontrollers are now expected to provide powerful capabilities not available previously, such as high-performance and energy-efficient control combined with interoperation with IT networks, support for human-machine interfaces, and more. To meet the demands of this new age, Renesas has drawn on its unmatched expertise in microcontrollers to create the RZ family of embedded processors. The lineup of these "next-generation processors that are as easy to use as conventional microcontrollers" to meet different customer requirements.

The Zenith of the Renesas micro

As embedded processors to help build the next generation of advanced products, the RZ family offers features not available elsewhere and brings new value to customer applications.

Positioning of the RZ Family

Microcon	trollers & Microprocessors, System-on-Chips (SoCs)	Analog and Pov	ver Devices
RENESAS RZ RENESAS RA	High-end 32/64-bit MPUs High-resolution HMI, Industrial network & real-time control Advanced 32-bit MCUs Arm ecosystem, Advanced security, Intelligent IoT	 Analog products Clocks & Timing Interface & Connectivity Memory & Logic 	 RF products Sensor products Space & Harsh environmen
RX	High Power Efficiently 32-bit MCUs Motor control, Capacitive touch, Functional safety, GUI	Power & Power managementProgrammable Mixed-signal,	
RISC-V products	General-purpose 64-bit MPUs (RZ/Five Group) Application-specific 32-bit MCUs	ASIC, & IP products	
RENESAS RL78	Ultra-low Energy 8/16-bit MCUs Bluetooth® Low Energy, SubGHz, LoRa®-based Solutions Automotive actuators & sensors, Low-end ECUs	Timing	 Power Management
RENESAS RH850	Automotive 32-bit MCUs Rich functional safety and embedded security features	Wireless PowerBattery Management	SensorsVideo & Display
RENESAS R-Car	Automotive SoCs Next generation of automotive computing	 Power Devices 	



RZ Family Portfolio

RZ/V Series

64-bit Cortex[®]-A CPU, Up to 1.8GHz Low-power Embedded AI for Vision-AI Application

RZ/N Series

32-bit Cortex[®]-A/M/R CPU, Up to 500MHz Multi-protocol Industrial Network and TSN for PLC, Remote IO, Gateway

RZ/T Series

32-bit Cortex[®]-R CPU, Up to 800MHz Real-time Control Multi-protocol Industrial Network and TSN, Multi-protocol Encoder I/F for AC servo, Actuator, Inverter


RZ/G Series

32/64-bit Cortex[®]-A CPU, Up to 1.5Hz 64-bit RISC-V CPU, Up to 1.0GHz for HMI and IoT Application

RZ/A Series

32/64-bit Cortex[®]-A CPU, Up to 1GHz - DDR3L/4 (RZ/A3UL) - Up to 10MB Embedded RAM for HMI Application

Arm® and Cortex® are registered trademarks of Arm Limited (or its subsidiaries) in the EU and/or elsewhere.





RZ/V Series

RZ/V Series Features

- Al performance scalability to cover wide range of applications
- Integrates Renesas original AI accelerator DRP-AI to deliver up to 80TOPS
- Realize best AI power efficiency up to 10TOPS/W
- Integrated ISP (upto 4k) and Video Codec
- Provides Vision Processing Accelerator (OpenCV) as DRP library
- Equipped with a 3D Graphics Engine for fast image rendering
- * DRP: Dynamically Reconfigurable Processor

RZ/V Series Application



Service Robot

AGV/AMR





AI Camera



Retail



Agriculture



Smart Home



Healthcare




Industrial



Smart Building

Features of DRP-AI


DRP-AI consists of AI-MAC (multiply-accumulate processor) and DRP (reconfigurable processor). AI processing can be executed at high speed by assigning AI-MAC for operations on the convolution layer and fully connected layer, and DRP for other complex processing such as preprocessing and pooling layer.




For more detailed technical information on DRP-AI, please refer to the following white paper. White Paper: Embedded AI-Accelerator DRP-AI

Next Generation Highly Power-Efficient AI Accelerator (DRP-AI3): 10x Faster Embedded Processing in Advanced AI for Autonomous Systems 🗹

While most AI accelerators specialize only in AI inference and rely on the CPU for pre- and post-processing, DRP-AI integrates pre- and post-processing and AI inference into a single DRP-AI hardware to achieve superior AI processing performance.





RZ/V Series Specification

Items	NEW RZ/V2H	RZ/V2MA	RZ/V2M	RZ/V2L
Main CPU	Cortex®-A55 × 4 Cortex®-R8 × 2	Cortex®-A53 × 2	Cortex [®] -A53 × 2	Cortex®-A55 × 2
Sub CPU	Cortex®-M33	-	-	Cortex®-M33
AI Accelerator Performance (DRP-AI)	10 TOPS/W Max. 80 TOPS Resnet50: 830 fps	1 TOPS/W Max. 1 TOPS Resnet50: 28 fps	1 TOPS/W Max. 1 TOPS Resnet50: 28 fps	1 TOPS/W Max. 0.5 TOPS Resnet50: 17 fps
ISP for Camera	4K ISP (option) (hardware)	-	4K ISP (hardware)	Simple ISP (software)
MIPI-CS2 I/F	4-lane × 4ch	-	4-lane × 1ch	4-lane × 1ch
Computer Vision Accelerator	OpenCV Accelerator	OpenCV Accelerator	-	OpenCV Accelerator
Video Codec	H.265, H.264	H.265, H.264	H.265, H.264	H.264
Graphics	3D Graphics (option)	-	2D Graphics	3D Graphics
Package	1368pin FHBGA, 19mm × 19mm 0.5mm ball pitch	841pin FCBGA, 15mm × 15mm 0.5mm ball pitch	841pin FCBGA, 15mm × 15mm 0.5mm ball pitch	551pin PBGA, 21mm × 21mm 0.8mm ball pitch 456pin PBGA, 15mm × 15mm 0.5mm ball pitch



RZ/V2M Group

CPU

2× Cortex-A53 (up to 1.0GHz)

Vision and AI

- AI Accelerator; DRP-AI at 1.0 TOPS/W class
- Image Signal Processor (ISP) of multi-stream available
- Camera Interface; 2× MIPI CSI-2
- Face and Human Detection Engine
- Video and Graphics
- H.265/H.264 Multi Codec
- JPEG Codec Engine
- 2D Graphics Engine
- **Display Interface**
- MIPI-DSI (4-lane)
- HDMI 1.4a
- Audio Interface
- Serial Sound Interface × 1ch
- **Communication Interface**
- SD Host × 2ch
- PCI-Express 2.0 (2-lane) × 1ch
- Gigabit Ethernet × 1ch
- USB3.1 Gen1 Host/Function × 1ch
- I^2C Bus \times 4ch
- SCI × 6ch
- UART × 2ch
- Memory Interface
- NAND Flash Interface ONFI1.0 × 1ch
- eMMC 4.5.1 × 1ch
- 32-bit LPDDR4-3200 × 1ch

Security

Hardware Security Engine

RZ/V2L Group

CPU

- 2× Cortex-A55 or 1× Cortex-A55 (up to 1.2GHz)
- 1× Cortex-M33 (up to 200MHz)
- Vision and AI
- Al Accelerator; DRP-Al
- * Image Signal Processor (Simple ISP) Function is provided as DRP Library Camera Interface; 1× MIPI CSI-2 / 1× Digital Parallel
- Video and Graphics
- H.264 Codec
- 3D Graphics Engine
- Display Interface
- MIPI-DSI (4-lane)
- Digital Parallel
- Audio Interface
- Serial Sound Interface × 4ch
- **Communication Interface**
- Gigabit Ethernet × 2ch
- USB2.0 Host × 1ch
- USB2.0 Host/Function × 1ch
- I^2C Bus \times 4ch
- SCI × 2ch
- UART × 5ch
- Memory Interface SPI Multi I/O (8bit DDR) × 1ch
- SDHI (UHS-I) / eMMC × 1ch
- 16-bit DDR3L-1333/DDR4-1600 × 1ch
- Security
- Hardware Security Engine (Option)

RZ/V2M block diagram

System	Cł	งป	Peripheral I/F
Arm Debugger (CoreSight™)	Arm [®] Cortex [®] -A53: 1GHz	Arm [®] Cortex [®] -A53: 1GHz	SDI (2ch)
DMAC (16ch)	L1 I\$: 32KB L1 D\$: 32KB	L1 I\$: 32KB L1 D\$: 32KB	USB3.1 (1ch)
Power control	NEON FPU	NEON FPU	(Host/Peripheral)
Timers	L2\$: 5	512KB	PCIe Gen2 (2Lane)
	84		Gbit Ethernet MAC (1ch)
Timer (32ch)	RAMA 200KB	RAMB 1MB	I2C (4ch)
PWM (16ch)			CSI (6ch)
WDT (2ch)	Sensing an	d Analyzing	UART (2ch)
Image Sensor I/F	Al-accelera	tor (DRP-AI)	GPIO
MIPI CSI-2 v1.2 (4Lanes, 2ch)	General Processing Accelerator	Multi-target detection (Face, Person's body)	Motor Controller
(4Lanes, Zch)	Accelerator	(race, reison's body)	Environment Sensor I/F
Display I/F	Video and	Graphics	
HDMI v1.4a TX (1ch)	Camera ISP	2D Graphics engine	External Memory I/F
	H.264/265 Multi Codec	JPEG Codec	LPDDR4 (32-bit)
Audio I/F			eMMC (1ch)
I2S (1ch)		urity	Analog
	Trusted S	Secure IP	0
			ADC (20ch, 12bit)

Temperature sensor (2ch)

RZ/V2L block diagram

System	CF	vU		Peripheral I/F
Arm Debugger (CoreSight™)	Arm® Cortex®-A55: 1.2GHz Arm	[®] Cortex [®] -A55: 1.2GHz	Arm®	SDHI (UHS-I, 1ch)
DMAC (16ch)	L1 I\$: 32KB L1 D\$: 32KB L1 I	\$: 32KB L1 D\$: 32KB	-M33	USB2.0 (Host, 1ch)
Power control	NEON FPU N	IEON FPU	200MHz	USB2.0 (Host/Peripheral, 1ch)
Timers	L3\$: 256KB w	L3\$: 256KB w/ECC		
32-bit Timer (1ch)	Mem	ories		I2C (4ch)
16-bit Timer (8ch)	RAM 128	KB w/ECC		SCI 8/9-bit (2ch)
PWM (8ch)				SCIF(UART) (5ch)
WDT (3ch)		Sensing and Analyzing		
. ,	AI-accelerator (DRP-AI)			CAN-FD (2ch)
Image Sensor I/F	Video and	Graphics		GPIO
MIPI CSI-2 (4Lanes, 1ch)	Image Scaling Unit (5M pixel)	3D GPU (Mali™-0	G31)	Enternal Manager 1/E
Parallel (HD-30fps, 1ch)	H.264 Enc/Dec (1920) × 1080pixel, 30fps)		External Memory I/F
Display I/F	Security	(ontion)		DDR3L/DDR4-1600 (16-bit) SPI Multi I/O (8-bit DDR, 1ch)
MIPI DSI-2 (4Lanes, 1ch)	Secure Boot	Device Unique	D	SDHI (UHS-I) / eMMC (1ch)
Parallel (WXGA-60fps, 1ch)	Crypto Engine	JTAG Disable		
A 11 1/2	TRNG	OTP 4K-bit	,	Analog
Audio I/F	THING	UTF 4K-DIL		12-bit ADC (8ch)
SSI (I2S, 4ch)				Thermal Sensor (1ch)
SRC (1ch)				

RZ/V2MA Group

CPU

- 2× Cortex-A53 (up to 1.0GHz)
- Vision and AI
- Al Accelerator; DRP-Al at 1.0 TOPS/W class
- OpenCV Accelerator (DRP)
- Video and Graphics H.265/H.264 Multi Codec
- **Communication Interface** SD Host × 2ch
- PCI-Express 2.0 (2-lane) × 1ch
- Gigabit Ethernet × 1ch USB3.1 Gen1 Host/Function × 1ch
- I^2C Bus × 4ch
- SCI × 6ch
- UART × 2ch
- Memory Interface
- eMMC 4.5.1 × 1ch
- 32-bit LPDDR4-3200 × 1ch
- **RZ/V2H Group**
- CPU
- 4× Cortex-A55 (up to 1.8GHz)
- 2× Cortex-R8 (up to 800MHz)
- 1× Cortex-M33 (up tp 200MHz)
- Vision and AI
- AI Accelerator: DRP-AI at 10TOPS/W class
- OpenCV Accelerator (DRP)
- Camera Interface: MIPI-CSI2 (1/2/4lane) × 4ch Video and Graphics
- H.265/H.264 Multi Codec
- 3D Graphics Engine Mali-G31 (Option)
- Image Signal Processor (ISP) Mali-C55 (Option)
- Display OUT: MIPI-DSI (1/2/4lane) × 1ch
- Communication Interface
- SD Host × 2ch
- PCI-Express 3.0 (4lane × 1/2lane × 2)
- Gigabit Ethernet × 2ch
- USB3.2 × 2ch, USB2.0 × 1ch
- Memory Interface
- eMMC 4.5.1 × 1ch
- 32bit LPDDR4/4X-3200 × 2ch
- Security
- Hardware Security Engine (Option)

RZ/V2MA block diagram

System	CF	บ	Peripheral I/F
Arm Debugger (CoreSight™)	Arm [®] Cortex [®] -A53: 1GHz	Arm [®] Cortex [®] -A53: 1GHz	SDI (2ch)
DMAC (16ch)	L1 I\$: 32KB L1 D\$: 32KB NEON FPU	L1 I\$: 32KB L1 D\$: 32KB NEON FPU	USB3.1 (1ch) (Host/Peripheral)
Timers	L2\$: 5	12KB	PCle Gen2 (2Lane)
Timer (32ch)			Gbit Ethernet MAC (1ch)
PWM (16ch)	Memories		IIC (4ch)
WDT (2ch)	RAMA 200KB	RAMB 1MB	CSI (6ch)
Analog	Sensing an	d Analyzing	UART (2ch)
Temperature sensor (2ch)	Al-accelerator (DRP-AI)	Vision Accelerator (DRP)	GPIO
	Video codec H.264/265 Multi Codec		External Memory I/F LPDDR4 (32-bit)
			eMMC (1ch)

System		CP	٥U		Interfaces
Arm Debugger	Arm [®] Cortex [®] -A55	Arm [®] Co		Arm [®] Cortex [®] -M33	LPDDR4/4X w/ECC 32-bit × 2 (12.8GB/s × 2)
Arm Trust Zone	Quad 1.8GHz (0/D)	Dual 80	DOMHz	200MHz	32-DIL × 2 (12.8GD/S × 2) xSPI × 2 (4.8-bit DTR)
Interrupt Controller	L1:(I=32KB+D=32KB)/core	L1:(I=32KB+D		FPU	$SDIO + eMMC \times 1ch$
PLL / SSCG	L3:1MB T	CM:(I=128KB+	D=128KB)/core	DSP extension	SDIO × 2ch - SDIO: v3.0/UHS-I
Standby					- eMMC: JEDEC 4.5.1
DMAC (80ch)	Inte	rnal Sha	red Mem	ory	USB3.2 (Gen2 × 1) - Host × 2ch
Event Link Controller	ł	RAM 6M	B w/ECC		USB2.0 - Host / Func. × 1ch - Host × 1ch
Timers					GbEthernet × 2ch (IEEE1588)
GPTW × 16ch	Al Accerelato	-	Visi	on Accerelator	PCIe Gen3 4L \times 1/2L \times 2 (RC/EP)
BTC	DRP-AI 80TOP	S		DRP	IRQ × 16ch
$OSTM (32-bit \times 8ch)$					NMI
· · · · ·	V	ideo and	Graphics	S	l ³ C × 1ch
CMTM (32-bit × 8ch)	GPU [Mali™ G31] (option)	ISP [Ma	ali™ C55] (option)	l²C × 9ch
WDT × 4ch	Camera IN: MIPI-CSI2 4	l-lane ×4	H 264	/265 Enc./Dec.	SCIF × 1ch
	Display OUT: MIPI-DSI			e Scaling Unit	RSCI(UART/SPI/I ² C host) × 10ch
Audio	Dispidy OUT. MILLIPI	+-Idile X I	IIIIaų		RSPI × 3ch
SSI (I ² C) TDM × 10ch					CAN-FD × 6ch
SPDIF × 3ch	S	ecurity II	P (option)	GPIO × 86port
ASRC / ADMAC	Secure Boot		Dev	ice Unique ID	Analog
ADG	Crypto Engin	е	J	rAG Disable	12-bit ADC (8ch)
PDM (input) × 6ch	TRNG		C)TP 32K-bit	Thermal Sensor (1ch)



Flexible Development Kits

These products are evaluation boards with RZ/V series configured as the key device and are capable of easily implementing software development such as camera sensor input image processing, low power consumption AI inference, video streaming, and etc.

RZ/V2H Evaluation Board Kit



RZ/V2L Evaluation Board Kit



RZ/V2M Evaluation Board Kit



- P/N: RTK0EF0168C04000BJ
- LPDDR4X: 8GB × 2 xSPI Flash Memory: 64MB
- micro SD × 2
- High Speed Interface - Gigabit Ethernet \times 2
 - USB3.2 Gen2 × 2
 - USB2.0 \times 2 (OTG \times 1, Host-only \times 1)
 - PCIe Gen3 × 1 (4 lanes max)
 - MIPI CSI-2 Camera Interface × 4
 - MIPI DSI Display Interface × 1
- P/N: RTK9754L23S01000BE
- P/N: RTK9754L27S01000BE (Secure Type)
- DDR4 SDRAM: 2GB
- eMMC: 64GB
- QSPI NOR Flash: 512MB
- microSD × 1
- A/D Converter Interface
- P/N: V2M_EVK
- CMOS image sensor equipped board included (SONY/IMX415, CS mount equipped)
- LPDDR4: 32Gbit
- eMMC: 16GB
- HDMI Type-A × 1
- USB3.1 Gen1 Type-C × 1
- microSD × 1

RZ/V2MA Evaluation Board Kit




- P/N: SBEV-RZ/V2MA-KIT
- LPDDR4: 32Gbit
- eMMC: 16GB
- Ethernet × 1
- USB3.1 Gen1 Type-C × 1
- microSD × 1
- PCIe × 4 slot (2-lanes available)

"Easy to Use" with AI SDK

Visit the webpage below for the latest information on AI SDK <code>https://renesas-rz.github.io/rzv_ai_sdk/latest/ \Box </code>



AI SDK eliminates complex build tasks and enables immediate AI evaluation



DISEASE!

cab is det

16

Bicycle enters in restricted area

MI

85 people

The customers only need to select their use case w/o requiring AI training. Provided as a free Open-Source Software on Github and can be used in MP.

Agriculture



Smart City



Industrial



Healthcare



Smart Building



Smart Home





Retail







RZ/N Series


RZ/N Series Features

- 1. Provides optimized microcontrollers for a variety of industrial network applications
- 2. Integrated Ethernet switch and EtherCAT slave controller alongside support for major Industrial Ethernet protocols and TSN
- 3. Redundant network configuration reduces network downtime to zero

1. Provides optimized microcontrollers for a variety of industrial network applications


The RZ/N1 series lineup provides a choice of three CPU options and features the Renesas R-IN engine ("R-IN engine") and an on-chip 5-port Gigabit Ethernet switch, making it ideal for a variety of industrial network applications. Integrating the functionality of a communication CPU and key peripheral components helps reduce the BOM cost.

The RZ/N2L is optimized for the role of dedicated network companion chip, simplifying the task of adding network functionality to industrial equipment. Since it handles network-related processing independently of the external CPU, Industrial Ethernet support can be implemented without the need to make major changes to the existing application software.



2. Integrated Ethernet switch and EtherCAT slave controller alongside support for major Industrial Ethernet protocols and TSN

A wide range of Industrial Ethernet protocols are supported. Separating application processing and network processing allows for more efficient application control.



3. Redundant network configuration reduces network downtime to zero

Advanced redundant network configuration support helps eliminate network downtime.

- Redundant network connections: Parallel Redundancy Protocol (PRP)
- Looped network connections: HSR (High-availability Seamless Redundancy), DLR (Device Level Ring), RSTP (Rapid Spawning Trees)

RZ/N Series Application













PLC industrial controllers

Industrial switches

Sensor hubs

Gateways

Communication modules

Remote I/O



RZ/N2L Group

CPU core

- Arm[®] Cortex[®]-R52
- Operating frequency: 400MHz/200MHz
- Single-precision/double-precision floating-point unit On-chip memory
- Tightly Coupled Memory: 128KB (w/ ECC) + 128KB (w/ ECC)
- = 1.5MB on-chip RAM (with ECC)
- Features
- TSN support
- 3-port Gigabit Ethernet switch
- EtherCAT slave controller
- Parallel host/serial host interface
- PWM timer
- $\Delta \sum$ interface
- ADC
- Trigonometric function unit
- CAN-FD
- USB2.0
- SPI, SCI, I²C
- xSPI
- Safety functions
- Register write protection, input clock oscillation stop detection, and CRC Isolated peripheral function access via MPU
- Packages
- 225-pin FBGA (13mm × 13mm, 0.8mm pitch)
 121-pin FBGA (10mm × 10mm, 0.8mm pitch)
- Tj = -45°C to +125°C

RZ/N2L Group block diagram

СР	U
Cortex 400/20	
FPU MPU	Debug GIC
I Cache: 16KB w/ ECC	D Cache: 16KB w/ ECC
ATCM 128KB w/ ECC	BTCM 128KB w/ ECC

Memory

RAM 1.5M	MB w/ ECC
Ethernet Sub System	Host I/F
1 × EthernetMAC (1Gbps)	Parallel I/F
With switch + IEEE1588	Serial I/F
EtherCAT Slave Controller	Interfaces
GMAC	6 × SCI
System	3 × 1 ² C
2 × 8ch DMAC	$2 \times \text{CAN-FD}$
JTAG Debug	USB 2.0 HS (Host/Func)
Clock Generation Circuit	GPIO
Trigonometric unit	∆∑I/F
Timers	Memory Interfaces
8 × 16-bit + 1 × 32-bit	$4 \times SPI$
MTU3	2 × xSPI
6 × 16-bit CMT	SRAM I/F (16-bit bus)
1 × 32-bit CMTW	SDRAM I/F (16-bit bus)
18 × 32-bit GPT	Burst ROM I/F (16-bit bus)
1 × 14-bit WDT	Analan
Security	Analog (4 + 8) × 12-bit ADC
Secure boot	
JTAG w/ disable function	

RZ/N2L Product Lineup

Part Number		R9A07G084M08GBG	R9A07G084M04GBG	R9A07G084M08GBA	R9A07G084M04GBA	
CPU		Cortex®-R52 (Max 400MHz)				
Tightly Coupled Mer	nory	ATCM 128KB (w/ECC) / BTCM 128KB (w/ECC)				
RAM		1.5MB (w/ECC)				
External bus		8, 1	6bit	Not Su	oported	
Heat I/E	Serial Host	OSPI	/QSPI	QS	SPI	
Host I/F	Parallel Host	8, 1	6bit	Not Su	oported	
Industrial Ethernet F	Protocol	EtherCAT [®] , PROFINET RT/IRT, EtherNet/IP [™] , TSN (IEC/IEEE 60802 Industrial Profile), CC-Link IE Field Basic, OPC UA over TSN				
Ether Port		3 p	orts	2 pc	orts	
Motor Control Perip	herals	PWM ⁻	Timer (MTU3, GPT), ADC*, Σ⊿	Interface, Trigonometric functi	on unit	
Security		Supported	Not Supported	Supported	Not Supported	
Power			1.1V, 1.	8V, 3.3V		
Operating Temperate	ure		Tj = -40 t	o +125°C		
Package		FB	GA	FB	GA	
Pin Count		225	ōpin	121	pin	
Package Information	1	13mm × 13mm, 0.8mm pitch 10mm × 10mm, 0.8mm pitch			n, 0.8mm pitch	
Power Operating Temperatu Package Pin Count		1.1V, 1.8V, 3.3V Tj = -40 to +125°C FBGA 225pin 121pin			GA	

* 225pin only

RZ/N1D Group


CPU core

- Arm[®] Cortex[®]-A7 dual-core processor
- Operating frequency: 500MHz
- Cache memory
- L1 I-cache: 16KB × 2, D-cache: 16KB × 2
- L2: 256KB
- Internal memory
- 2MB (ECC)
- External memory DDR2/DDR3 controller
- Quad I/O SPI
- SDIO eMMC
- NAND flash controller
- R-IN engine
- Arm[®] Cortex[®]-M3
- Operating frequency: 125MHz
- HW-RTOS accelerator
- Ethernet accelerator
- Main Ethernet communication functions
- EtherCAT slave controller
- Sercos® III slave controller
- HSR switch (400-pin)
- 5-port Ethernet switch
- Other communication functions
- UART × 8 channels
- $I^2C \times 2$ channels
- USB Host/Function × 1 channel, Host 1 channel
- SPI × 6 channels (master × 4 channels, slave × 2 channels)

CAN

- Other functions
- LCD controller
- ADC: 12-bit × 8 channels × 2 units (400-pin)
- ADC: 12-bit × 8 channels × 1 unit (324-pin) PWM timer, GPT
- Package
- 400-pin: LFBGA, 17 × 17mm, 0.8mm pin pitch
- 324-pin: LFBGA, 15 × 15mm, 0.8mm pin pitch
- Operating temperature
- Tj = -40°C to +110°C


RZ/N1D Group block diagram



IIICHAGES
$8 \times UART$
$2 \times I^2C$
$2 \times CAN$
$6 \times SPI$
USB2.0 HS (Host/Func)
Memory Interface
Quad SPI
NAND Flash I/F
DDR2/DDR3 IF
2 × SDIO/eMMC

Interfaces

Application example: Programmable logic controller block diagram





RZ/N1S Group

- CPU core
- Arm[®] Cortex[®]-A7 single-core processor
- Operating frequency: 500MHz
- . Cache memory L1 I-cache: 16KB, D-cache: 16KB
- L2: 128KB
- Internal memory
- 6MB (ECC)
- External memory
- Quad I/O SPI
- SDIO eMMC
- NAND flash controller
- R-IN engine Arm[®] Cortex[®]-M3
- Operating frequency: 125MHz
- HW-RTOS accelerator
- Ethernet accelerator
- Main Ethernet communication functions
- EtherCAT slave controller
- Sercos[®] III slave controller
- 5-port Ethernet switch
- Other communication functions
- UART × 8 channels
- $I^2C \times 2$ channels
- USB Host/Function × 1 channel, Host 1 channel
- SPI × 6 channels (master × 4 channels, slave × 2 channels)
- CAN
- Other functions
- LCD controller
- ADC: 12-bit × 8 channels × 1 unit
- PWM timer, GPT

Package


- 324-pin: LFBGA, 15 × 15mm, 0.8mm pin pitch
 196-pin: LFBGA, 12 × 12mm, 0.8mm pin pitch
- Operating temperature
- Tj = -40°C to +110°C

RZ/N1S Group block diagram

System		Package			
2×16ch DMAC		15mm × 15mm			
JTAG	196-pin LFBGA	12mm × 12mm	1 / U.8mm pitch		
Clock Generation Circuit		CPU			
Timers 6 × 16-bit GPT 2 × 32-bit GPT		(®-A7 Single Cor 500MHz MMU Debu			
× 2		Memory			
16 × PWM out 1 × WDT per CPU		L1 Cache I-Cache 16KB D-Cache 16KB			
Display	l	2 Cache 128 KE	}		
LCD Controller	SR/	AM 6MB (with E	CC)		
Security (option) Secure Boot, JTAG Lock,	CPL	R-IN Engine J Arm® Cortex®-	M3		
		12EMU-			
Unique ID	MPU	125MHz Debug	NVIC		
	MPU	125MHz Debug /-RTOS Accelera	NVIC		
	HW	Debug	itor		
	HW Etl (QoS, Aging, E	Debug /-RTOS Accelera	itor tor 1port) , TDMA, Storm		
	HW Ethers (QoS, Aging, E protection	Debug /-RTOS Accelera hernet Accelerat Switch (4port + EE, Snooping, DLR	itor tor 1port) TDMA, Storm po frames)		
	HW Etl (QoS, Aging, E protection Ether	Debug /-RTOS Accelera hernet Accelerai Switch (4port + EE, Snooping, DLR cut through, Jumi	tor tor TDMA, Storm tof frames) roller		

Interfaces
$8 \times \text{UART}$
$2 \times I^2C$
$2 \times CAN$
$6 \times SPI$
USB2.0 HS (Host/Func)
Memory Interface
Quad SPI
NAND Flash I/F
2 × SDIO/eMMC

Application example: Sensor Hub block diagram



RZ/N1L Group

R-IN engine

- Arm[®] Cortex[®]-M3
- Operating frequency: 125MHz
- HW-RTOS accelerator
- Ethernet accelerator
- Internal memory 6MB (ECC)
- External memory
- Quad I/O SPI
- SDIO eMMC
- NAND flash controller
- Main Ethernet communication functions
- EtherCAT slave controller
- Sercos[®] III slave controller
- GbE Ethernet switch
- Other communication functions
- UART × 8 channels
- $I^2C \times 2$ channels
- USB Host/Function × 1 channel, Host 1 channel
- SPI \times 6 channels (master \times 4 channels, slave \times 2 channels)
- CAN × 2 channels
- Other functions
- LCD controller
- ADC: 12-bit × 8 channels × 1 unit
- PWM timer, GPT
- Package
- 196-pin: LFBGA, 12 × 12mm, 0.8mm pin pitch
- Operating temperature Tj = -40° C to $+110^{\circ}$ C

RZ/N1L Group block diagram

System 2×16ch DMAC	Package 196-pin LFBGA 12mm × 12mm / 0.8mm pit		n / 0.8mm pitch
JTAG		Memory	
Clock Generation Circuit	SRA	AM 6MB (with E	CC)
Timers		R-IN Engine	
6 × 16-bit GPT 2 × 32-bit GPT	CPU Arm [®] Cortex [®] -M3 125MHz		
× 2	MPU	Debug	NVIC
16 × PWM out	HV	/-RTOS Accelera	ator
1 × WDT per CPU	Ethernet Accelerator		
	Ether (QoS, Aging, E protection	Switch (2port + EE, Snooping, DLR cut through, Jum	1port) , TDMA, Storm bo frames)
	Ether	rCAT Slave Cont	roller
	Serco	s® III Slave Con	troller

Interfaces
$8 \times UART$
$2 \times I^2C$
$2 \times CAN$
6 × SPI
USB2.0 HS (Host/Func)
Memory Interface
Quad SPI
NAND Flash I/F
1 × SDIO/eMMC

RZ/N2L: Development Environments (Integrated Development Environments)

	iar.	RENESAS
Development environments	IAR Embedded Workbench® for Arm®	• e ² studio ^{*1} e ² studio
Compilers	• IAR C/C++ compiler*2	• GNU tool*4
Other tools	 AP4 and FSP Smart Configurator code generation tools from Renesas can be used. 	• Code generation function available as a plug-in.
ICEs	 I-jet™/I-jet Trace™ for Arm Cortex®-A/R/M JTAGjet-Trace 	 J-Link LITE from Segger J-Link series from Segger*5

*1. Eclipse-based development environment from Renesas (http://renesas.com/e2studio)

*2. Two versions of the software are available for download free of charge. One limits the code size to 32KB and can be used with no time limitation. The other has no limit on code size and expires after 30 days. [https://www.iar.com/EWARM] *3. Arm CC is included in DS-5. In addition to the popularly priced DS-5 RZ/A and RZ/T editions, a fully functional evaluation version of DS-5 that expires after 30 days is available free of charge. Contact your DS-5 dealer for details.

*4. GNU TOOLS & SUPPORT Website (https://llvm-gcc-renesas.com/)

*5. Renesas does not handle ICEs from Segger. Contact a sales agent for details.



RZ/N2L: Development Tools (Debuggers, ICEs)

	Kyoto Microcomputer Co., Ltd.	Our insight, your value	
Debuggers	• PARTNER-Jet2	• microVIEW-PLUS	TRACE32 PowerView
ICEs		• adviceLUNA II	TRACE32 PowerDebug & PowerTrace
	 exeGCC from Kyoto Microcomputer GNU tool*1 Arm CC*2 IAR C/C++ compiler,*3 etc. 	 Arm CC*2 GNU tool,*1 etc. 	 Arm CC*2 GNU tool*1 IAR C/C++ compiler*3 etc.

*1. GNU TOOLS & SUPPORT Website (https://llvm-gcc-renesas.com/)

*2. Arm CC is included in DS-5. In addition to the popularly priced DS-5 RZ/A and RZ/T editions, a fully functional evaluation version of DS-5 that expires after 30 days is available free of charge. Contact your DS-5 dealer for details.

*3. Two versions of the software are available for download free of charge. One limits the code size to 32KB and can be used with no time limitation. The other has no limit on code size and expires after 30 days. (https://www.iar.com/EWARM)

Code Generation Support: Flexible Software Package (FSP) + Smart Configurator (SC)

The FSP includes everything you'll need to start developing software: board-dependent programs, peripheral function drivers, middleware, and documentation on how to use them.

Smart Configurator is a utility based on the concept of "combining software components freely." The intuitive GUI makes it easy to configure pins and FSP driver settings and to generate source code customized for your use case. It works together with integrated development environments such as IAR Embedded Workbench® for Arm from IAR Systems and e² studio.

FreeRTOS Reel-time tesks			Conne FreeRTO			
Mutexes		Hardwar	e Abstractio	h Layer (HA	L) Drivers	
Software timer execution trace function Stack overflow	USBHS USBFS	ADC	Delta-Sigma Interface	IOPORT	POE3	POEG
detection RAM allocation	SCI 12C SCI SPI	xSPI	GPT	CMT CMTW	ELC	GMAC
Preemptive scheduler	I ² C Master I ² C Slave	CRC	WDT	Core to Core	DMA	Ethernet Switch
Inter-task communication	MTU3	CAN	RTC	CGC	DOC	TSU
Memory management	LPM	ERROR	ICU	SHM		



Renesas Starter Kit+ for RZ/N2L

https://www.renesas.com/rskrzn2l

- The board is mounted with a RZ/N2L with a 225BGA package and can be used to evaluate almost all of the device's functions.
- Emulator circuit is mounted, can start program debugging by simply connecting USB cable to PC.
- Ordering number: RTK9RZN2L0S0000BE



- 225-pin RZ/N2L MPU (R9A07G084M04GBG)
- Gigabit Ethernet PHY
- Octal flash memory
- Pmod[™], Grove[®], QWIIC[®], and mikroBUS[™] connectors
- Pin header for external expansion
- Includes a USB power cable that can also be used to connect an emulator.



that Network SOIVI KIL https://www.renesas.com/yconnect-it-rzn21

- YCONNECT-IT-RZN2L is a compact reference kit for evaluating applications using Industrial Ethernet communication
- Flexible power supply from either USB or 24V DC terminal or Arduino host board
- Ordering number: YCONNECT-IT-RZN2L
 - 2x Gigabit Industrial Ethernet connectors
 - 2x PMOD connectors
 - Arduino dual-use connector
 - 9-pin connector for external debugger connection and Segger J-Link OB for debugging via USB



CONNECT IT! ETHERNET RZ/N

https://www.renesas.com/RZN-YConnect-It 🖸

- CONNECT IT! ETHERNET RZ/N is the perfect solution kit for developers new to developing with the RZ/N1.
- The kit comes with not only an evaluation board, but also a JTAG emulator and various sample software.
- It is possible to evaluate master communication / slave communication of industrial networks.



- JTAG emulator
- IAR I-jet Lite (20-pin flat ribbon/USB cable)
- 2 USB cables
- Startup manuals
- Pin setting toolRZ/N Solution Kit DVD
- User's manual
- OS (Linux, ThreadX[®](Evaluation version), HW-RTOS)
- Software PLC Codesys
- Protocol stacks

RZ Ecosystem Solutions from Partner Companies

Visit the webpage below for the information on RZ/N series solutions from partner companies. https://www.renesas.com/products/microcontrollers-microprocessors/rz-mpus/rz-partner-solutions \square






RZ/T Series

RZ/T Series Features


- High-performance, high-speed real-time control
- Integrated peripheral functions

High-performance, high-speed real-time control



- High-speed RAM directly coupled to the CPU allows fast processing and bypassing of the cache for reliable real-time responsiveness.
- ECC for enhanced reliability
- Assures responsive interrupt handling suitable for embedded control applications.

Integrated peripheral functions



- Integrates communication ASSP that would previously have been implemented as an external device.
- Integrates encoder interface that would previously have been implemented by an FPGA or ASIC.

	EnDat 2.2	BiSS-C	NIKON A-format	FA-CODER	HIPERFACE DSL
Related specifications	Heidenhein Corp http://www.heidenhain.de	iC-Haus GmbH http://www.biss-interface.com	NIKON Corporation http://www.nikon.co.jp	TAMAGAWA SEIKI CO.,LTD. http://www.tamagawa-seiki.co.jp	SICK STEGMANN GmbH http://www.sick.com
Communication system	Clock synchronous	Clock synchronous	Asynchronous	Asynchronous	Asynchronous
Transmission link	RS-485	RS-422	RS-485	RS-485	RS-485
Supported frequencies/data transfer rates	100kHz to 16.7MHz	62.5kHz to 10MHz	2.5Mbps, 4Mbps, 6.67Mbps, 8Mbps, 16Mbps	2.5Mbps	9.375Mbps
I/O pin count/ signal level	4/3.3V TTL level	2 / 3.3V TTL level	3 / 3.3V TTL level	3 / 3.3V TTL level	3 / 3.3V TTL level
Compatible functions on T series	 Propagation delay function Not supported for incremental signals 	 Delay compensation function Supported in C mode (not supported in B mode) Not supported for incremental signals Supported on 1-to-1 connections (not supported on bus connections) 	- Supported on 1-to-1 connections and bus connections	 Baseband NRZ code support Not supported for incremental signals or synchronous Manchester code 	 External synchronous communication (sync mode) Asynchronous communication (free running mode) Estimator function (position estimation when error occurs) RSSI, quality monitoring



RZ/T Series Application

A fast CPU operating at 300MHz to 800MHz and large-capacity tightly-coupled memory provide the high performance and advanced functionality required by industrial applications such as industrial motors or AC servo drives. The RZ/T series is powerful enough to handle Industrial Ethernet processing of various types while still maintaining real-time performance.



Medical Equipment

Elevator

Wind Turbine

Conveyor

RZ/T2M Group

CPU core

- Arm[®] Cortex[®]-R52 × 2
- Operating frequency: 800MHz/400MHz/200MHz
- Single-precision/double-precision floating-point unit
- On-chip memory
- Tightly Coupled Memory: 512KB (W/ ECC) + 64KB (W/ ECC)
- 2MB on-chip RAM (with ECC)
- Features
- Low latency peripheral port (LLPP) bus
- TSN support
- 3-port Gigabit Ethernet switch
- EtherCAT slave controller
- Encoder interface
- PWM timer
- △∑ interface
- ADC
- Trigonometric function unit
- xSPI
- CAN-FD
- USB2.0
- SPI, SCI, I²C
- Safety functions
- Register write protection, input clock oscillation stop detection, and CRC
 Isolated peripheral function access via MPU
- Packages
- 320-pin FBGA (17mm × 17mm, 0.8mm pitch)
- 225-pin FBGA (13mm × 13mm, 0.8mm pitch)
- 176-pin LQFP (24mm × 24mm, 0.5mm pitch)
- = 128-pin LOFP (14mm × 20mm, 0.5mm pitch)
- Tj = -45°C to +125°C

RZ/T2M Group block diagram

Robot Gripper

C	PU		
Cortex®-R52 800/400/200MHz FPU MPU Debug GIC 1-cache D-cache 16KB w/ ECC 16KB w/ ECC ATCM BTCM 512KB w/ ECC 64KB w/ ECC	Cortex®-R52 800/400/200MHz FPU MPU Debug GIC I-cache 16KB w/ ECC D-cache 16KB w/ ECC		
	mory 1B w/ ECC		
System 2 × 16ch DMAC	Interfaces 6 × SCI		
JTAG Debug	2 × 1 ² C		
Clock Generation Circuit Trigonometric unit	2 × CAN-FD USB 2.0 HS (Host/Func)		
Ethernet Sub System	GPIO		
1 × EthernetMAC (1Gbps) With switch + IEEE1588	∆∑I/F Memory Interfaces		
EtherCAT Slave Controller GMAC	4 × SPI		
GMAC	2 × xSPI SRAM I/F (32-bit bus)		
8 × 16-bit + 1 × 32-bit MTU3	SDRAM I/F (32-bit bus) Burst ROM I/F (32-bit bus)		
6 × 16-bit CMT 1 × 32-bit CMTW	Analog		
18 × 32-bit GPT 2 × 14-bit WDT	(8 + 16) × 12-bit ADC		
2 × 14-bit WDT	Encoder interfaces (2ch)		
Secure boot (option)			
JTAG w/ disable function			

Security	R9A07G075M28GBG	R9A07G075M26GBG	R9A07G075M28GBA	R9A07G075M26GBA	R9A07G075M27GBA	—	R9A07G075M05GFP	R9A07G075M05GFA
Non-Security	R9A07G075M24GBG	R9A07G075M22GBG	R9A07G075M24GBA	R9A07G075M22GBA		R9A07G075M21GBA	R9A07G075M01GFP	R9A07G075M01GFA
CPU			Dual Cortex®-R5	2 (800+800MHz)			Single Cortex®-	R52 (800MHz)
System RAM			2.0MB	w/ECC			1.5MB	w/ECC
TCM Memory		CPU0 :	ATCM: 512KB w/ CPU1 : ATCM: no	ECC, BTCM: 64KB one, BTCM: none	w/ECC		CPU0 : ATCM: BTCM: 64	512KB w/ECC, KB w/ECC
$\sum \Delta$ interface				3ch ×	2 units			
Encoder I/F Protocol			A-format [™] ,	BiSS-C, EnDat2.2,	FA-CODER®, HIPE	RFACE DSL®		
Motor Control Peripherals	PWM Timer (MTU3, GPT), ∑∆ Interface, 12bit ADC, Encoder Interface, Trigonometric Accelerator							
Ethernet Port		3ports (100/	/1000Mbps)			No	ne	
EtherCAT Port	Max 3ports (Exclusive with Ethernet) None							
Industrial Ethernet Protocol			EtherNet/IP™, CC- ial Profile), OPC UA			No	ine	
CAN	CAN FD ×2ch	Classic CAN ×2ch	CAN FD ×2ch	Classic CAN ×2ch	CAN FD ×2ch	Classic CAN ×2ch	Classic CAN ×2ch	Classic CAN ×2ch
Package	BGA (17mm×17mm	\320 , 0.8mm pitch)				QFP128 (14mm×20mm, 0.5mm pitch)		
Power Supply	1.1V, 1.8V, 3.3V							
Operating Temperature		Tj = -40 to +125°C						

 $\ensuremath{^*}$ More protocols will be supported in the future




RZ/T2L Group

CPU core

- Arm[®] Cortex[®]-R52
- Operating frequency: 800MHz/400MHz/200MHz
- Single-precision/double-precision floating-point unit
- On-chip memory Tightly Coupled Memory: 512KB (W/ ECC) + 64KB (W/ ECC)
- IMB on-chip RAM (with ECC)
- Features
- Low latency peripheral port (LLPP) bus
- EtherCAT slave controller
- Gigabit Ether MAC
- Encoder interface
- PWM timer
- ∆∑ interface
- ADC
- Trigonometric function unit
- Serial host interface
- xSPI
- CAN-FD
- USB2.0
- SPI, SCI, I²C
- Safety functions
- Register write protection, input clock oscillation stop detection, and CRC
- Isolated peripheral function access via MPU
- Packages
- FBGA 196pin (12mm × 12mm, 0.8mm pitch)
- Tj = -45°C to +125°C

Application example: AC servo system block diagram



RZ/T2L Product Lineup

Part Number	R9A07G074M08GBG	R9A07G074M05GBG	R9A07G074M04GBG	R9A07G074M01GBG		
CPU	Cortex [®] -R52 (Max 800MHz)					
System RAM		1.0MB	(w/ECC)			
TCM Memory		ATCM 512KB (w/ECC)	/ BTCM 64KB (w/ECC)			
External bus		8, 1	6 bit			
Peripheral functions for motor control	PW	PWM Timer (MTU3, GPT), ADC, ⊿Σ interface, Trigonometric function unit				
GMAC	1 ch					
Ethernet Port	3 ports					
EtherCAT	Supported	Not Supported	Supported	Not Supported		
CAN	CAN-FD	CAN	CAN-FD	CAN		
Security	Supported Supported Not Supported Not Supported					
Package	BGA196 (12mm × 12mm, 0.8mm pitch)					
Power Supply	1.1V, s1.8V, 3.3V					
Operating Temperature		Tj = -40 t	o +125°C			

RZ/T2L Group block diagram

СРИ				
Cortex®-R52 800MHz/400MHz/200MHz				
FPU	MPU	Debug	GIC	
	che v/ ECC	D-ca 16KB v	ache v/ ECC	
AT 512KB	CM w/ ECC	BTC 64KB v		

Memory

RAM 1MB w/ ECC				
System	Interfaces			
2×16 ch DMAC	6 imes SCI			
JTAG Debug	$3 \times I^2C$			
Clock Generation Circuit	$2 \times CAN-FD$			
Trigonometric unit	USB 2.0 HS (Host/Func)			
Ethomat Call Carton	GPIO			
Ethernet Sub System	∆∑I/F			
EtherCAT Slave Controller				
GMAC	Memory Interfaces			
Timers	$4 \times SPI$			
8×16 -bit + 1 × 32-bit	2 × xSPI			
8 × 16-bit + 1 × 32-bit MTU3	SRAM I/F (16-bit bus)			
6 × 16-bit CMT	SDRAM I/F (16-bit bus)			
2 × 32-bit CMTW	Burst ROM I/F (16-bit bus)			
18 × 32-bit GPT	Analog			
1×14 -bit WDT	$(4 + 4) \times 12$ -bit ADC			
Security	Interface			
Secure boot (option)	Encoder interfaces (2ch)			
JTAG w/ disable function				

RZ/T1 Group

CPU core

- Arm[®] Cortex[®]-R4
- Operating frequency: 600MHz/400MHz/300Hz
- High-performance, high-speed real-time control
- Single-precision/double-precision floating-point unit Renesas R-IN engine ("R-IN engine")
- Arm[®] Cortex[®]-M3
- Operating frequency: 125MHz
- HW-RTOS accelerator
- R-IN engine instruction memory: 512KB (w/ ECC) + data memory: 512KB (w/ ECC) On-chip memory
- Tightly Coupled Memory: 512KB (w/ ECC) + 32KB (w/ ECC)
- Extended RAM instruction memory 512KB (w/ ECC) + data memory: 512KB (w/ ECC) Features
- Industrial Ethernet communication accelerator with multi-protocol support (R-IN engine)
- EtherCAT slave controller
- PWM timer: MTU3a, GPT
- Encoder interface (Nikon A-format[™]/BiSS-C/EnDat2.2/HIPERFACE DSL[®]/ FA-CODER®)
- Note: 2ch encoder support depends on the combination of the selected protocol.
- High Speed USB
- Secure boot (option)
- Safety functions
- ECC memory
- CRC (32-bit)
- Independent WDT: Operating on dedicated on-chip oscillator
- $\Delta \sum$ interface
- 100Mbps EtherMAC (with Ethernet switch)
- Ethernet accelerator
- Power supply voltage: 1.2V, 3.3V
- Package
- FBGA 320pin (17mm × 17mm, 0.8mm pitch)
- QFP 176pin (20mm × 20mm, 0.4mm pitch)
- Tj = -45°C to +125°C

RZ/T1 Group block diagram

CF	2U			
Corte	x®-R4			
600MHz/400	DMHz/300Hz			
FPU MPU	Debug VIC			
I-cache 8KB w/ ECC	D-cache 8KB w/ ECC			
ATCM 512KB w/ ECC	BTCM 32KB w/ ECC			
Memory (option)				
RAM 1MB w/ECC				
R-IN Engine (option)				
CPU Cor 1251	tex®-M3 MHz			
MPU Det HW-RTOS	· · · · · · · · · · · · · · · · · · ·			
Men	nory			
Instruction RAM:				

System
2×16 ch DMAC
JTAG Debug
Clock Generation Circuit
Timers
8 × 16-bit + 1 × 32-bit
MTU3a
6×16 -bit CMT
2 × 32-bit CMT2
4×16 -bit GPT
1 × WDT
1 × iWDT
12 × 16-bit TPU
2×4 gr $\times 4$ -bit PPG
Security
Secure boot (option)
JTAG w/ disable function

Interfaces
$5 \times SCIF$
$2 \times I^2 C$
$2 \times CAN$
1 × EthernetMAC (100Mbps) With switch + IEEE1588
USB 2.0 HS (Host/Func)
GPIO
∆∑I/F
EtherCAT Slave Controller (option)
Memory Interfaces
$4 \times SPI$
QSPI (Flash I/F)with Direct Access from CPU
SRAM I/F (32-bit bus)
SDRAM I/F (32-bit bus)
Burst ROM I/F (32-bit bus)
Anglen
Analog (8 + 16) × 12-bit ADC
$(0 + 10) \times 12$ -DILADC
Interface

Encoder interfaces (2ch) (option)

RZ/T1 Product Lineup

CPU	Tightly coupled memory	Extended RAM							
600 MHz + R-IN Engine (150MHz)	512KB+32KB	 (1MB for R-IN)						R7S910017	R7S910018
450 MHz + R-IN Engine (150MHz)	512KB+32KB	 (1MB for R-IN)						R7S910015	R7S910016
600 MHz	512KB+32KB	1MB		R7S910007	R7S910013	R7S910027	R7S910028		
		1MB		R7S910006		R7S910025	R7S910026		
450 MHz	512KB+32KB	_	R7S910001	R7S910002	R7S910011				
300 MHz	512KB+32KB	_				R7S910035	R7S910036		
	Package		176 QFP	320 BGA	320 BGA	320 BGA	320 BGA	320 BGA	320 BGA
Encoder I/F		-	_	Yes	_	Yes	_	Yes	
Industrial Ethernet			_ Standard Ethernet)	Ethe	rCAT	Multi-proto	col support	



Utilizing the Arm[®] Ecosystem

Utilizing Renesas' Experience and the Arm® Ecosystem

Customers can benefit from solutions combining Renesas' accumulated experience in the microcontroller industry and the global ecosystem of Arm® partners. Products such as development environments, OS, and middleware are available from partner companies supporting the RZ/T series.



RZ/T Series: Development Environments (Integrated Development Environments)

	iar.	RENESAS		
Development environments	IAR Embedded Workbench® for Arm®	• e ² studio ^{*1} e ² studio		
Compilers	• IAR C/C++ compiler*2	• GNU tool*4		
Other tools	• AP4 and FSP Smart Configurator code generation tools from Renesas can be used.	• Code generation function available as a plug-in.		
ICEs	 I-jet™/I-jet Trace™ for Arm Cortex®-A/R/M JTAGjet-Trace 	 J-Link LITE from Segger J-Link series from Segger*5 		

*1. Eclipse-based development environment from Renesas (http://renesas.com/e2studio)

*2. Two versions of the software are available for download free of charge. One limits the code size to 32KB and can be used with no time limitation. The other has no limit on code size and expires after 30 days. (https://www.iar.com/EWARM)

*3. Arm CC is included in DS-5. In addition to the popularly priced DS-5 RZ/A and RZ/T editions, a fully functional evaluation version of DS-5 that expires after 30 days is available free of charge. Contact your DS-5 dealer for details.

*4. GNU TOOLS & SUPPORT Website (https://livm-gcc-renesas.com/)

 $^{*5.}$ Renesas does not handle ICEs from Segger. Contact a sales agent for details.

RZ/T Series: Development Tools (Debuggers, ICEs)

	Kyoto Microcomputer Co., Ltd.	Our insight, your value		<i>Computex</i> [®]
Debuggers	• PARTNER-Jet2	• microVIEW-PLUS	TRACE32 PowerView	• CSIDE version 7
ICEs		• adviceLUNA II	• TRACE32 PowerDebug & PowerTrace	PALMiCE4 PALMiCE4 Computer JTAG model Large capacity trace model
Supported compilers	 exeGCC from Kyoto Microcomputer GNU tool*1 Arm CC*2 IAR C/C++ compiler,*3 etc. 	 Arm CC*2 GNU tool,*1 etc. 	 Arm CC*² GNU tool*¹ IAR C/C++ compiler*³ etc. 	 Arm CC*² IAR C/C++ compiler*³ GNU tool, *¹ etc.
Supported product	RZ/T1, RZ/T2M		RZ/T1, RZ/T2M, RZ/T2L	RZ/T1

*1. GNU TOOLS & SUPPORT Website (https://llvm-gcc-renesas.com/)

*2. Arm CC is included in DS-5. In addition to the popularly priced DS-5 RZ/A and RZ/T editions, a fully functional evaluation version of DS-5 that expires after 30 days is available free of charge. Contact your DS-5 dealer for details.

*3. Two versions of the software are available for download free of charge. One limits the code size to 32KB and can be used with no time limitation. The other has no limit on code size and expires after 30 days. (https://www.iar.com/EWARM)

Code Generation Support: Flexible Software Package (FSP) + Smart Configurator (SC)

The FSP includes everything you'll need to start developing software: board-dependent programs, peripheral function drivers, middleware, and documentation on how to use them.


Smart Configurator is a utility based on the concept of "combining software components freely." The intuitive GUI makes it easy to configure pins and FSP driver settings and to generate source code customized for your use case. It works together with integrated development environments such as IAR Embedded Workbench® for Arm from IAR Systems and e² studio.


Code Generation Support Tool: AP4

(Supported product: RZ/T1)

AP4 is a standalone tool that automatically generates peripheral function control programs (device driver programs) based on settings entered by the user. The build tool (compiler) is selectable. This makes it possible to generate peripheral function control program code to match a specific build tool and enables interoperation with integrated development environments. (https://www.renesas.com/ap4)

The version of AP4 that is compatible with the RZ/T1 group can generate compatible source code for IAR Embedded Workbench® for Arm® from IAR Systems, Development Studio (DS-5[™]) from Arm[®], and e² studio (GNU Tools).







RZ Ecosystem Solutions from Partner Companies

Visit the webpage below for the information on RZ/T series solutions from partner companies. https://www.renesas.com/products/microcontrollers-microprocessors/rz-mpus/rz-partner-solutions

(Supported product: RZ/T2M, RZ/T2L)

FreeRTOS Real-time tasks			Conne FreeRTO			
Mutexes	Hardware Abstraction Layer (HAL) Drivers					
Software timer execution trace function	USBHS	ADC	Delta-Sigma Interface	IOPORT	POE3	POEG
Stack overflow detection	SCI 12C SCI SPI	xSPI	GPT	CMT CMTW	ELC	GMAC
RAM allocation Preemptive scheduler	I ² C Master I ² C Slave	CRC	WDT	Core to Core	DMA	Ethernet
Inter-task communication	MTU3	CAN CANED	RTC	CGC	DOC	TSU
Memory management	LPM	ERROR	ICU	SHM		









Development Kits

RZ/T2 Starter Kit mounted emulator circuit by SEGGER, user can start program debugging by simply connecting USB cable to PC. The AC servo solution kit can easily be used for initial evaluation and advance development of servo system or motion controller development using RZ/T2M, RZ/T2L, or RZ/N2L.

Renesas Starter Kit+ for RZ/T2M

- 2 https://www.renesas.com/rskrzt2m
- 320-pin RZ/T2M MPU (R9A07G075M24GBG)
- Gigabit Ethernet PHY Octal flash memory
- Pmod[™], Grove[®], QWIIC[®], and mikroBUS[™] connectors
- Pin header for external expansion .
- Includes a USB power cable that can also be used to connect an emulator.
- Ordering number: RTK9RZT2M0S0000BE



Renesas Starter Kit+ for RZ/T2L

www.renesas.com/rskrzt2l

- 196-pin RZ/T2L MPU (R9A07G074M04GBG)
- Gigabit Ethernet PHY

ď

- Octal flash memory
- Pmod[™], Grove[®], QWIIC[®], and mikroBUS[™] connectors
- Pin header for external expansion
- Includes a USB power cable that can also be used to connect an emulator.
- Ordering number: RTK9RZT2L0S0000BJ

RZ/T1-Starter-Kit-Plus

https://www.renesas.com/RZT1-Starter-Kit-Plus



- RZ/T1 (R7S910018)
- QSPI FlashROM: 64MB
- н. SDRAM: 64MB × 2
- н. NOR Flash: 64MB × 2
- Rich interface
- Serial, USB, CAN
- Digilent Pmod I/F (PMOD connector)
- ∆∑ I/F (DSMI connector)
- Ethernet (10/100Base, EtherCAT) I/F etc.
- Audio codec
- Includes SEGGER's simple debug probe .
- "J-Link LITE"
- Includes LCD for debugging
- Ordering number: RTK7910018S01000BE

AC servo solution kit

ď https://www.renesas.com/AC-servo-solution-kit



- Controller board (equipped with RZ/T2M, RZ/T2L or RZ/N2L)
- Inverter board that can drive 220V AC servo motor
- 220V AC Servo Motor
- Renesas offers the utility tool on a PC that can operate the motor with position or speed control by sending control commands via serial communication.

MEMO



RZ/G Series

RZ/G3 Highlights

Inherits features such as RZ/G2's 64-bit Arm Cortex-A and CIP Linux, and enhances low power consumption, high-speed interface, and security functions. 5G Connectivity

- Enhanced features for high-speed connectivity such as PCI-Express, LTE, and WiFi-6
- Real-time sensing
- Sub system for real-time sensing powered by Cortex®-M + RTOS, not only main system by Cortex®-A + Linux
- μW class ultra low power consumption standby mode
 Enables μW class ultra low power consumption standby and quick return in Linux applications
- Security with tamper detection Enhanced security for tamper detection in addition to fundamental security features required for IoT applications

RZ/G3S Features and Specification

The RZ/G3S microprocessor is equipped with one Cortex®-A55 (1.1GHz) CPU core and two Cortex®-M33 (250MHz) CPU cores and is an entry-class device for IoT applications that supports ultra-low power consumption mode. It has interfaces suitable for IoT edge devices such as 16-bit LPDDR4 or DDR4, PCIe, CAN-FD, and 12-bit ADC.

Items	RZ/G3S
CPU Cortex-A®	1× Cortex®-A55@1.1GHz L1,L3 Parity/ECC
CPU Cortex-M®	2× Cortex®-M33@250MHz
DRAM I/F	16-bit ×1ch LPDDR4/DDR4-1600 w/ECC
USB	USB2.0×2ch (1Host, 1Host/Function/OTG)
PCIe	PCI-Express Gen2 1ch *14mm Sq Package only
Gbit Ether	2ch
CAN	2ch
12-bit ADC	2ch
Package	359pin, LFBGA, 14mm x 14mm, 0.5mm pitch 361pin, LFBGA, 13mm x 13mm, 0.5mm pitch

RZ/G2 Highlights

- High Performance
- 64-bit Arm Cortex-A cores, plus powerful 3D graphics engine and video engine capable of supporting up to 4K UHD, to offer the highest performance Wide Coverage
- Entry-level RZ/G2L Group 3 products equipped with Cortex-A55 with improved processing performance have been newly added to the RZ/G2 lineup High Reliability
- Built-in Error Correction Code (ECC) for internal and external memory, which is essential for high-reliability mission critical systems
- Super Long Term Support (SLTS) Applying Civil Infrastructure Platform (CIP) Linux, the Linux kernel will be provided with over 10 years of maintenance
 Verified Linux Package
- Renesas verifies and provides a Linux package that combines CIP and Linux basic software. Minimize your Linux maintenance resources

RZ/G2 Specification 1

Items	RZ/G2L	RZ/G2LC	RZ/G2UL (Type2) Pin compatible with RZ/G2LC	RZ/G2UL (Type1) Full function
CPU (Arm® Cortex®-A)	1× or 2× Cortex [®] -A55@1.2GHz L1,L3 Parity/ECC	1× or 2× Cortex®-A55@1.2GHz L1,L3 Parity/ECC	1× Cortex®-A55@1.0GHz L1,L3 Parity/ECC	1× Cortex®-A55@1.0GHz L1,L3 Parity/ECC
CPU (Arm® Cortex®-M)	1× Cortex [®] -M33@200MHz	1× Cortex®-M33@200MHz	1× Cortex [®] -M33@200MHz	1× Cortex®-M33@200MHz
DRAM I/F	16-bit ×1ch DDR4-1600/DDR3L-1333 w/ECC	16-bit ×1ch DDR4-1600/DDR3L-1333 w/ECC	16-bit ×1ch DDR4-1600/DDR3L-1333 w/ECC	16-bit ×1ch DDR4-1600/DDR3L-1333 w/ECC
Video in	1×MIPI CSI-2 or 1×Digital Parallel input	1×MIPI CSI-2	1×MIPI CSI-2	1×MIPI CSI-2
Video Codec	Support up to Full HD @30fps resolutions Encoding and Decoding: H.264	_	_	-
3D GFX	Arm Mali-G31 GPU @500MHz	Arm Mali-G31 GPU @500MHz	_	-
Display out	1×MIPI DSI or 1×Digital Parallel output	1×MIPI DSI	-	1×Digital Parallel output
USB	USB2.0×2ch (1Host, 1Host/Function/OTG)	USB2.0×2ch (1Host, 1Host/Function/OTG)	USB2.0×2ch (1Host, 1Host/Function/OTG)	USB2.0×2ch (1Host, 1Host/Function/OTG)
Gbit Ether	2ch	1ch	1ch	2ch
CAN	2ch (support CAN-FD)	2ch (support CAN-FD)	2ch (support CAN-FD)	2ch (support CAN-FD)
12-bit ADC	8ch	-	-	2ch
Package	551pin LFBGA, 21mm×21mm 0.8mm ball pitch 456pin LFBGA, 15mm×15mm 0.5mm ball pitch	361pin LFBGA, 13mm×13mm 0.5mm ball pitch	361pin LFBGA, 13mm×13mm 0.5mm ball pitch	361pin LFBGA, 13mm×13mm 0.5mm ball pitch
		Pin Con	npatible	· •

RZ/G2 Specification 2

Items	RZ/G2H	RZ/G2M	RZ/G2N	RZ/G2E
CPU (Arm [®] Cortex [®] -A)	4× Cortex [®] -A57@1.5GHz 4× Cortex [®] -A53@1.2GHz L1,L2 Parity/ECC	2× Cortex®-A57@1.5GHz 4× Cortex®-A53@1.2GHz L1,L2 Parity/ECC	2× Cortex®-A57@1.5GHz L1,L2 Parity/ECC	2× Cortex®-A53@1.2GHz L1,L2 Parity/ECC
CPU (Arm [®] Cortex [®] -R)	1× Cortex®-R7@800MHz L1,TCM w/ECC	1× Cortex®-R7@800MHz L1,TCM w/ECC	1× Cortex [®] -R7@800MHz L1,TCM w/ECC	1× Cortex [®] -R7@800MHz L1,TCM w/ECC
DRAM I/F	32-bit ×2ch LPDDR4(3200)	32-bit ×2ch LPDDR4(3200)	32-bit ×1ch LPDDR4(3200)	32-bit ×1ch DDR3L(1856)
Video in	2×MIPI-CSI2, 2×Digital (RGB/YCbCr) up to 8 input image can be captured	2×MIPI-CSI2, 2×Digital (RGB/YCbCr) up to 8 input image can be captured	2×MIPI-CSI2, 2×Digital (RGB/YCbCr) up to 8 input image can be captured	1×MIPI-CSI2, 1×Digital(RGB/YCbCr) up to 2 input image can be captured
Video Codec	Support up to 4k resolutions Decoding: H.265, Encoding and Decoding: H.264	Support up to 4k resolutions Decoding: H.265, Encoding and Decoding: H.264	Support up to 4k resolutions Decoding: H.265, Encoding and Decoding: H.264	Support up to FHD resolutions Decoding: H.265, Encoding and Decoding: H.264
3D GFX	PowerVR GX6650@600MHz	PowerVR GX6250@600MHz	PowerVR GE7800@600MHz	PowerVR GE8300@600MHz
Display out	1×HDMI, 1×LVDS, 1×Digital RGB	1×HDMI, 1×LVDS, 1×Digital RGB	1×HDMI, 1×LVDS, 1×Digital RGB	2×LVDS or 1×LVDS, 1×Digital RGB
USB	USB2.0×2ch (1H, 1H/F/OTG) USB3.0/2.0×1ch (DRD)	USB2.0×2ch (1H, 1H/F/OTG) USB3.0/2.0×1ch (DRD)	USB2.0×2ch (1H, 1H/F/OTG) USB3.0/2.0×1ch (DRD)	USB2.0×1ch (H/F) USB3.0/2.0×1ch (DRD)
Gbit Ether	1ch	1ch	1ch	1ch
CAN	2ch (support CAN-FD)	2ch (support CAN-FD)	2ch (support CAN-FD)	2ch (support CAN-FD)
PCIe	2ch (Rev2.0 1Lane) one of the 2ch is shared with SATA	2ch (Rev2.0 1Lane)	2ch (Rev2.0 1Lane) one of the 2ch is shared with SATA	1ch (Rev2.0 1Lane)
SATA	1ch (Pin Shared)	No	1ch (Pin Shared)	No
Package	1022pin FCBGA, 29mm×29mm 0.8mm ball pitch	1022pin FCBGA, 29mm×29mm 0.8mm ball pitch	1022pin FCBGA, 29mm×29mm 0.8mm ball pitch	552pin FCBGA, 21mm×21mm 0.8mm ball pitch
	K	Pin Compatible		

RZ/Five (RISC-V) Features and Specification

The RZ/Five is an entry-class general-purpose Linux MPU with a 64-bit RISC-V architecture.

- General-purpose MPU adopting an Open Instruction Set Architecture RISC-V
- Provide development environment to easy mutual migration between ARM and RISC-V
- General-purpose MPU specialized for IoT Edge

Items	RZ/Five
CPU	64bit RISC-V CPU Core AndesCore™ AX45MP Single core 1.0 GHz
DRAM I/F	16-bit × 1ch DDR4-1600/DDR3L-1333 w/ECC
USB	USB2.0 × 2ch (1Host, 1Host/Function/OTG)
Gbit Ether	2ch : 13mm × 13mm Package 1ch : 11mm × 11mm Package
CAN	2ch (support CAN-FD)
12-bit ADC	2ch
Package	361pin, LFBGA, 13mm × 13mm, 0.5mm pitch 266pin, LFBGA, 11mm × 11mm, 0.5mm pitch




Super Long Term Software Support

Renesas RZ/G and RZ/V microprocessors are the only embedded MPUs that meet the long-term support demands for industrial and infrastructure equipment manufacturers through the 10+ year support offered by the Super Long Term Support (SLTS) kernel maintained by the Civil Infrastructure Platform (CIP). The CIP SLTS Linux kernel supports countermeasures against vulnerability to security attacks with a long-term maintenance period of 10 years or more. This reduces Linux maintenance costs and simplifies adoption of reliable industrial-grade Linux.

Verified Linux Package(VLP) Reduces Cost and Simplifies Design

The "Verified Linux Package (VLP)" for the RZ/G and RZ/V series is a combination of the Civil Infrastructure Platform (CIP) Core Package and the basic software (Linux BSP, multimedia, graphics, security, etc.) for IoT devices. This packaged software is verified by Renesas and is available from the Renesas RZ Linux platform site. With VLPs, you can start developing applications quickly while minimizing Linux maintenance resources.



*1: RZ/G Reference Board is used for Kernel development as a software development platform for CIP projects.

GUI Framework

- Ot application framework
- HTML5 application framework

Multimedia H.264 Codec

- H.265 Decoder
- 3D graphics

Secure Middle Ware

- Encrypted kernel boot
- Security communication
- Secure storage

CIP SLTS Kernel

- Civil Infrastructure Platform project
- 10+ years super long term support Reliability/Security/Real-time

Flexible Development Kits

RZ/G2 development kits support the industry standard 96Boards specification and SMARC specification to enable evaluation and speed development with wide variety of mezzanine boards and existing carrier boards. Renesas provides circuit schematics, component BOMs, and board layout data to make it easy to spin your own custom hardware.

RZ/G3S SMARC Module + Carrier Board II



- Carrier Board II
 - Size: 190mm × 130mm
 - PCle 4-lane slot
 - M.2 Key E interface, M.2 Key B interface and SIM card interface
 - Gigabit Ethernet × 2
 - USB2.0 \times 2ch (OTG \times 1ch, Host \times 1ch)
 - CAN-FD \times 2

RZ SMARC v2.1 Module + Carrier Board



- Carrier Board
 - Size: 160mm × 100mm
 - Gigabit Ethernet × 2
 - USB2.0 \times 2ch (OTG \times 1ch, Host \times 1ch)
 - MIPI CSI-2 Camera connector (can connect to Google Coral Camera)
 - Micro HDMI (output) connector
 - CAN-FD \times 2

RZ/G2H, G2M, G2N Development Kit (96Boards format compatible)

- RZ/G3S SMARC Module
- Size: 82mm × 80mm
- Processor: RZ/G3S
- Main Memory: 1GB LDDR4 (1GB × 1)
- OSPI NOR FLASH: 16MB
- eMMC Memory: 64GB
- $-\,$ External Storage: micro SD \times 2
- A/D Converter
- JTAG connector
 - MIPI CSI-2 Camera connector (can connect to Google Coral Camera)
 - Micro HDMI (output) connector
 - External Storage: micro SD × 1
 - Audio Line In × 1
 - Audio Line Out × 1
 - PMOD $\times 2$
 - USB-Type C for Power Input
- RZ/G2L, RZ/G2LC, RZ/G2UL SMARC Module
 - Size: 82mm × 50mm
- Processor: RZ/G2L, RZ/G2LC, RZ/G2UL (Type-1)
- Main Memory: 2GB DDR4 (1GB × 2) *G2UL: 1GB (1GB × 1)
- QSPI NOR FLASH: 16MB
- eMMC Memory: 64GB
- External Storage: micro SD × 1
- A/D Converter Interface × 2
- JTAG connector

- - External Storage: micro SD × 1
 - Audio Line In × 1
 - Audio Line Out × 1
 - PMOD $\times 2$
 - USB-Type C for Power Input

RZ/G2E Development Kit (96Boards format compatible)

- Main Memory: 2 GB DDR3L
- OSPI NOR FLASH: 64MB
- I²C EEPROM: 512bytes
- External Storage: micro SD × 1 Connectivity: USB 2.0 × 2ch,
- USB 3.0×1 ch. GbE $\times 1$ HDMI out / LVDS out or MIPI DSI out
 - Wi-Fi + BT

RZ/Five SMARC Module

- QSPI NOR FLASH: 16MB
- eMMC Memory: 64GB

- Size: 82mm × 50mm - Processor: RZ/Five - Main Memory: 1GB DDR4 (1GB × 1)

 - External Storage: micro SD \times 1
 - A/D Converter Interface × 2
- JTAG connector

Main Memory: 4 GB DDR4

External Storage: micro SD × 1

HDMI out / LVDS out or MIPI DSI out

Connectivity: USB 2.0 × 2ch,

USB 3.0×1 ch. GbE $\times 1$

Wi-Fi + BT

OSPI NOR FLASH: 64MB

I²C EEPROM: 512bytes



RZ/G Series Application

[IoT Application] Optimized for IoT devices by taking advantage of CPU performance, various interface functions, and security functions



Solar Inverter



Smart Home Gateway

Smart Meter

Secure Home Gateway





Fleet Tracker & Asset Tracker



Industrial Gateway

Smart Agriculture Gateway



Infra Sensing Gateway



RZ/G3S (R9A08G045Sxx)


CPU core

- Arm[®] Cortex[®]-A55 single-core
- Max. operating frequency: 1.1GHz Arm[®] Cortex[®]-M33 core x2
- Max. operating frequency: 250MHz Cache memory (Cortex®-A55) L1 instruction cache: 32KB
- L1 data cache: 32KB
- L3 cache: 256KB
- External memory
- Ability to connect LDDR4-SDRAM / DDR4-SDRAM via DDR dedicated bus
- Data bus width: 16 bits \times 1 channel Storage interfaces
- USB 2.0 × 2 channels (Host only 1 channel/Host-Function 1 channel)
- SD host interface × 2 channels
- Multimedia card interface × 1 channel . (Shared with SDHI)

- Other peripheral functions
- 16-bit timer × 8 channels
- I²C bus interface × 4 channels
- Serial communication interface with FIFO (SCIE) \times 6 channels
- SPI Multi I/O Bus Controller × 1 channel (4bit Double data rate)
- Serial Peripheral Interface (RSPI) × 5 channels
- Gigabit Ethernet controller × 2 channels Controller area network (CAN)
 - interface× 2 channels (support CAN FD) 12-bit A/D converter × 8 channels
- Interrupt controller

- Clock generator (CPG): on-chip PLL
- On-chip debug function

RZ/G3S (R9A08G045Sxx) block diagram



RZ/Five [RISC-V] (R9A07G043Fxx) block diagram

System	СРИ	Interfaces
Debugger	Application Core Domain	DDR4/DDR3L 16-bit × 1.6/1.3Gbps
16ch DMAC	AX45MP Single (1GHz) With SIMD / FPU	1 × SPI Multi I/O (4-bit DDR)
Interrupt Controller	I-L1\$: 32KB, D-L1\$: 32KB	2 × SDHI(UHS-I)/MMC
PLL/SSCG	TCM (ILM/DLM): Total 128KB (1GHz)	1 × USB2.0 Host
	L2\$: 256KB	1 × USB2.0 Host / Function
Timers	Internal Memory	2 × 100/1000 Ether MAC*
1 × 32-bit MTU3	SRAM: 128KB	$4 \times I^2C$
8 × 16-bit MTU3	Security (option)	2 × SCI 8/9-bit (incl. IrDA)
$1 \times WDT$	Secure Boot	$5 \times SCIF (UART)$
	Crypto Engine	$3 \times RSPI$
Analog	Secure JTAG	$4 \times SSIF2$
2 input 12-bit ADC (1 unit)	TRNG	$1 \times SRC$
Thermal Sensor	OTP 1Kbit	$2 \times \text{CAN-FD}$
		GPIO

*: The 266-pin package has one channel of Package Information: 361-pin, 13 × 13mm PBGA (0.5mm pitch) Gigabit Ethernet 266-pin, 11 × 11mm PBGA (0.5mm pitch)

RZ/Five [RISC-V] (R9A07G043Fxx)

CPU core

- 64bit RISC-V CPU Core AndesCore™ AX45MP Single core 1.0GHz
- Cache memory
- L1 instruction Cache: 32KB L1 data cache: 32KB
- L2 cache: 256KB
- External memory
- Ability to connect DDR4-SDRAM / DDR3L-SDRAM via DDR dedicated bus
- Data bus width: 16 bits × 1 channel
- Audio functions
- Sampling rate converter × 1 channel Serial sound interface × 4 channels
- Storage interfaces
- USB 2.0 \times 2 channels (Host only 1
- channel/Host-Function 1 channel) .
- SD host interface \times 2 channels Multimedia card interface × 1 channel . (Shared with SDHI)


16-bit timer × 8 channels I²C bus interface × 4 channels

Other peripheral functions

- Serial communication interface with FIFO (SCIF) × 5 channels
- Serial communication interface (SCI) × 2 channels
- SPI Multi I/O Bus Controller × 1 channel (4bit Double data rate)
- Serial Peripheral Interface (RSPI) × 3 channels
- Gigabit Ethernet controller × 2 channels н.
- Controller area network (CAN) interface × 2 channels (support CAN FD)
- 12-bit A/D converter × 2 channels
- Interrupt controller
- Clock generator (CPG): on-chip PLL
- On-chip debug function

[HMI Application] The HMI can be made more expressive by making full use of the 3D graphics and video capabilities.







RZ/G2L (R9A07G044Lxx)

CPU core

- Arm[®] Cortex[®]-A55, dual-core or single-core
- Max. operating frequency: 1.2GHz Arm[®] Cortex[®]-M33, single-core
- Max. operating frequency: 200MHz Cache memory (Cortex®-A55)
- L1 instruction cache: 32KB
- L1 data cache: 32KB
- L3 cache: 256KB
- External memory
- Ability to connect DDR4-SDRAM /
- DDR3L-SDRAM via DDR dedicated bus Data bus width: 16 bits × 1 channel
- 3D graphics
- Arm Mali[™]-G31 GPU

Video functions

- Video display interface: MIPI DSI × 1 channel or Digital parallel
- output × 1 channel Video input interface: MIPI CSI-2 \times 1 channel or Digital parallel input × 1 channel
- Video codec module: VCPL4 \times 1 channel . Video image processing functions (Resizer and Color Space / Color Format Conversion)

RZ/G2LC (R9A07G044Cxx)

CPU core

- Arm[®] Cortex[®]-A55, dual-core or sinale-core
- Max. operating frequency: 1.2GHz Arm[®] Cortex[®]-M33, single-core
- Max. operating frequency: 200MHz Cache memory (Cortex®-A55)
- L1 instruction cache: 32KB
- L1 data cache: 32KB
- L3 cache: 256KB
- External memory
- Ability to connect DDR4-SDRAM / DDR3L-SDRAM via DDR dedicated bus
- Data bus width: 16 bits \times 1 channel
- 3D graphics

■ Arm Mali[™]-G31 GPU

- Video functions
- Video display interface: $\text{MIPI}\,\text{DSI}\times 1\,\text{channel}$
- Video input interface: MIPI CSI-2 × 1 channel
- Video image processing functions (Resizer and Color Space / Color Format Conversion)

Audio functions

- Sampling rate converter × 1 channel
- Serial sound interface × 4 channels Storage interfaces
- USB 2.0 × 2 channels (Host only 1 channel/Host-Function 1 channel)
- SD host interface × 2 channels
- Multimedia card interface × 1 channel (Shared with SDHI)
- Other peripheral functions
- 32-bit timer × 1 channel
- 16-bit timer × 8 channels
- PWM timer × 8 channels I²C bus interface × 4 channels
- Serial communication interface with FIFO (SCIF) \times 5 channels
- Serial communication interface (SCI) × 2 channels
- SPI Multi I/O Bus Controller× 1 channel (8bit Double data rate)
- Serial Peripheral Interface (RSPI) × 3channels
- Gigabit Ethernet controller × 2 channels
- Controller area network (CAN) interface
- \times 2 channels (support CAN FD) 12-bit A/D converter × 8 channels
- Interrupt controller
- . Clock generator (CPG): on-chip PLL
- On-chip debug function
- Audio functions
- Sampling rate converter × 1 channel
- Serial sound interface × 2 channels
- Storage interfaces USB 2.0 × 2 channels (Host only 1 channel/Host-Function 1 channel)
- SD host interface × 2 channels
- Multimedia card interface \times 1 channel (Shared with SDHI)
- Other peripheral functions
- 32-bit timer × 1 channel
- 16-bit timer × 5 channels
- PWM timer × 4 channels
- l^2C bus interface \times 4 channels Serial communication interface with
- FIFO (SCIF) × 3 channels Serial communication interface (SCI) × 2 channels
- SPI Multi I/O Bus Controller× 1 channel (4bit Double data rate)
- Serial Peripheral Interface (RSPI) × 3channels
- Gigabit Ethernet controller × 1 channel Controller area network (CAN) interface
- × 2 channels (support CAN FD)
- Interrupt controller
- Clock generator (CPG): on-chip PLL
- On-chip debug function

RZ/G2L(R9A07G044Lxx) block diagram

System	CPU		Interfaces
Arm Debugger (CoreSight™)	Cortex®-A55 1.2GHz Cortex®-A NEON/VFP NEOI	55 ^{#)} 1.2GHz	DDR4/DDR3L (In line ECC) 16-bit × 1.6/1.3Gbps
Arm TrustZone 16ch DMAC	I-L1\$: 32KB w/Parity D-L1\$: 32KB w/ECC D-L1\$: 32	2KB w/ECC	1 × SPI Multi I/O (8-bit DDR)
Interrupt Controller	L2\$: 0KB L2\$:	OKB Cortex®-M33 @200MHz	2 × SDHI (UHS-I)/MMC
PLL/SSCG	L3\$(Shared) : 256KB w/ECC		1 × USB2.0 Host
Standby (Sleep/Software/Module)	Memory RAM 128KB w/ECC		1 × USB2.0 Host / Function
Timers 1 × 32-bit MTU3*	Video & Graphics		2 × 100/1000Mbps Ether MAC*
8 × 16-bit MTU3*	3D GPU Arm Mali-G31	Camera In (MIPI CSI-2 4lane, Parallel*)	2 × I2C, 2 × I2C*
8 × 32-bit PWM*	AIIII Widil-031	Display Out	2 × SCI 8/9-bit*
$3 \times WDT^*$	H.264 Enc/Dec	(MIPI DSI 4lane, Parallel*)	5 × SCIF (UART)*
Analog	1920 × 1080 @30fps	Image Scaling Unit	3 × RSPI*
8 × 12-bit ADC	Security (option)		2 × CAN-FD*
	Secure Boot	Device Unique ID	GPIO*
	Crypto Engine	JTAG Disable	Audio
	TRNG	OTP 4Kbit	$4 \times SSI (I^2S)^*$
(#) Single Core version is 1CPU.			1 × SRC

*Shared

RZ/G2LC(R9A07G044Cxx) block diagram

System	CPU		Interfaces
Arm Debugger (CoreSight™)	Cortex®-A55 1.2GHz Cortex®-A5 NEON/VFP NEON		DDR4/DDR3L (In line ECC) 16-bit × 1.6/1.3Gbps
Arm TrustZone	I-L1\$: 32KB w/Parity D-L1\$: 32KB w/ECC D-L1\$: 32K		1 × SPI Multi I/O (4-bit DDR)
16ch DMAC Interrupt Controller	L2\$: 0KB L2\$:	0	2 × SDHI (UHS-I)/MMC
PLL/SSCG	L3\$(Shared) : 256KB w/ECC		1 × USB2.0 Host
Standby (Sleep/Software/Module)	Memory RAM 128KB w/ECC		1 × USB2.0 Host / Function
Timers 1 × 32-bit MTU3*	Video & Graphics		1 × 100/1000Mbps Ether MAC*
5 × 16-bit MTU3*	3D GPU Arm Mali-G31	Camera In (MIPI CSI-2 4lane)	$2 \times I2C$, $2 \times I2C^*$
4 × 32-bit PWM*	Display Out		2 × SCI 8/9-bit*
$3 \times WDT^*$	Image Scaling Unit	(MIPI DSI 4lane)	3 × SCIF (UART)*
			3 × RSPI*
	Security	2 × CAN-FD*	
	Secure Boot	Device Unique ID	GPIO*
	Crypto Engine	JTAG Disable	Audio
	TRNG	OTP 4Kbit	$2 \times SSI (I^2S)^*$
	(#) Single Core version is	$1 \times SRC$	
		*Shared	

RZ/G2UL (R9A07G043Uxx)

CPU core

- Arm[®] Cortex[®]-A55, single-core
- Max. operating frequency: 1.0GHz Arm[®] Cortex[®]-M33, single-core
- Max. operating frequency: 200MHz Cache memory (Cortex®-A55)
- L1 instruction cache: 32KB
- L1 data cache: 32KB
- L3 cache: 256KB
- External memory
- Ability to connect DDR4-SDRAM / DDR3L-SDRAM via DDR dedicated bus
- Data bus width: 16 bits × 1 channel Video functions
- Video display interface: Digital parallel output × 1 channel
- Video input interface: MIPI CSI-2 \times 1 channel
- Video image processing functions (Resizer and Color Space / Color Format Conversion)

RZ/G2H (R8A774Ex)

CPU core

- Arm[®] Cortex[®]-A57, quad-core Max. operating frequency: 1.5GHz
- Arm[®] Cortex[®]-A53, quad-core
- Max. operating frequency: 1.2GHz Arm[®] Cortex[®]-R7, single-core
- Max. operating frequency: 800MHz Cache memory (Cortex®-A57)
- L1 instruction cache: 48KB
- L1 data cache: 32KB
- L2 cache: 2MB
- Cache memory (Cortex®-A53)
- L1 instruction cache: 32KB
- L1 data cache: 32KB
- L2 cache: 512KB
- Cache memory (Cortex®-R7)
- L1 instruction cache: 32KB
- L1 data cache: 32KB
- I-TCM: 32KB
- D-TCM: 32KB
- External memory
- Ability to connect LPDDR4-SDRAM via DDR dedicated bus
- Data bus width: 32 bits \times 2 channels
- External expansion
- Ability to connect flash ROM or SRAM directly
- Data bus width: 8/16 bits
- PCI Express 2.0 : 1 Lane × 2 channels

(one of PHY is shared with Serial ATA) 3D graphics

- PowerVR[™] GX6650
- Video functions
- Video display interface × 3 channels (1 channel: HDMI(option), 1 channel: LVDS, 1 channel: RGB888)
- Video input interface × 4 channels (2 channels: MIPI-CSI2, 2 channels: Digital(RGB/YCbCr))

Audio functions

- Sampling rate converter × 1 channel
- Serial sound interface × 4 channels
- Storage interfaces USB 2.0 × 2 channels (Host only 1
- channel/Host-Function 1 channel) SD host interface × 2 channels
- Multimedia card interface × 1 channel (Shared with SDHI)
- Other peripheral functions
- 16-bit timer × 8 channels
- I²C bus interface × 4 channels Serial communication interface with
- FIFO (SCIF) × 5 channels Serial communication interface (SCI) ×
- 2 channels
- SPI Multi I/O Bus Controller× 1 channel (4bit Double data rate)
- Serial Peripheral Interface (RSPI) × 3channels
- Gigabit Ethernet controller × 2 channels Controller area network (CAN) interface
- × 2 channels (support CAN FD) 12-bit A/D converter × 2 channels
- Interrupt controller
- Clock generator (CPG): on-chip PLL
- On-chip debug function
- Video codec module: VCP4 × 1 channel
- IP converter module
- Video image processing functions (color conversion, image enlargement/reduction, filtering) Audio functions
- Sampling rate converter × 10
- channels
- Serial sound interface × 10 channels Storage interfaces
- USB 3.0 DRD × 1 channel
- USB 2.0 × 2 channels (Host only 1 channel/Host-Function 1 channel)
- SD host interface × 4 channels
- Multimedia card interface $\times 2$ channels
- Serial ATA interface × 1 channel
- Other peripheral functions
- 32-bit timer × 15 channels PWM timer × 7 channels
- I^2C bus interface \times 7 channels
- Serial communication interface (SCIF)
- × 6 channels Quad serial peripheral interface (QSPI) × 2 channels (boot support)
- Clock-synchronous serial interface (MSIOF) × 4 channels (SPI/IIS
- support) Ethernet controller with AVB support (support for IEEE 802.1BA, IEEE 802.1AS, IEEE 802.10av, and IEEE 1722)
- Controller area network (CAN) interface × 2 channels
- Interrupt controller (INTC)
- Clock generator (CPG): on-chip PLL
- On-chip debug function

RZ/G2UL(R9A07G043Uxx) block diagram

	System	CF	טי		Interfaces
	Arm Debugger (CoreSight™)	Cortex [®] -A55 1.0GH NEON/VFP	lz		DDR4/DDR3L (In line ECC) 16-bit × 1.6/1.3Gbps
	Arm TrustZone 16ch DMAC	I-L1\$: 32KB w/Parity D-L1\$: 32KB w/ECC			1 × SPI Multi I/O (4-bit DDR)
ŀ	Interrupt Controller	L2\$: OKB		Cortex®-M33 @200MHz	SDHI (UHS-I)/MMC
	PLL/SSCG	L3\$: 256KB w/EC	С	COOMIN	1 × USB2.0 Host
	Standby (Sleep/Software/Module)	Men RAM 128		C	1 × USB2.0 Host / Function
	Timers	Video &	Graphic	S	2 × 100/1000Mbps Ether MAC*(#)
	8 × 16-bit MTU3*(#)	Image Sci	aling Ur	it	2 × I2C, 2 × I2C*
		Display Out (F	arallel-	F*)(#)	2 × SCI 8/9-bit*
	$2 \times WDT^*$	Camera In (MI		(lono)	5 × SCIF (UART)*(#)
	Analog	Califera III (IVII	11031-2	410110)	3 × RSPI*
	2 × 12-bit ADC(#)	Security	(option)	2 × CAN-FD*
		Secure Boot	Devi	ce Unique ID	GPIO*
		Crypto Engine	JT	AG Disable	Audio
		TRNG	(OTP 1Kbit	4 × SSI (I ² S)*(#)
	#) There are 2 types in RZ/G2UL.	[Type-2] RZ/G2LC pin			1 × SRC
[Type-1] Full function version		- No support: Display	out Pa	rallel-IF	× 01 1

RZ/G2H (R8A774Ex) block diagram

System	C	PU	Connectivity
System controller	4 × Cortex®-A57 1.5GHz 4 × Cortex®	-A53 1.2GHz 1 × Cortex®-R7 800MHz	2 × PCIe2.0 (1Lane)
System RAM: 384KB	L1 I\$ 48KB L1 I\$	32KB L1 I\$ 32KB	SATA (Rev.3.2) (shared)
Thermal Sensor		32KB L1 D\$ 32KB	USB3.0/2.0 (DRD)
JTAG Debug		/VFPv4 VFPv3-D16	4 × USB2.0 (2H, 2H/F/OTG)
(CoreSight [™])	L2 cache: 2MB with ECC L2 cache: 51	2KB with ECC I-TCM 32KB, D-TCM 32KB with ECC	Ethernet AVB (1Gbps)
Timers	3D Gr	aphics	$2 \times \text{CAN2.0B} / 2 \times \text{CAN-FD}$
26 × 32-bit Timer		R GX6650	6 × UART, 5 × H-UART
15 × 32-bit Interval	2D/3D tile based 600MHz		$4 \times SPI$ $7 \times I^2C$: 1 × DVFS ctrl
WDT	Video	Codec	7 X T G, T X D V F 3 GUI
7 × PWM out	Up to 4K resolution		Memory I/F
Audio IPs	(2 cha	innels)	32-bit × 2ch LPDDR4-3200
Audio router w/10 ASRC.	Vide	eo IP	access cache
mixer, 10 I ² S (6ch TDM),	3 × Display out	4 × Video Signal Processor	16-bit ExtBus/SRAM
90ch Audio DMA	1 × Digital out, 1 × LVDS 1 × HDMI	2 × Fine Display Processor	$1 \times \Omega$ SPI (4/8-bit selectable)
Secure IP	8 × Video in		or 1 × Hyperflash
Crypto engine	$2 \times MIPI-CSI2$ (1 × 4L, 1 × 2L)		4 × SDIO (SDR104)
(AES, DES, Hash, RSA, TRNG)	2 × Digital		2 × eMMC (5.0, HS400)

FC-BGA: 29 × 29mm² 1022-pins, 0.8mm pitch

[Type-1] Full function version No support: Display out, Parall
 1×Ether MAC, 3×SCIF, 3×SSI This block diagram is Type-1.

*Shared



RZ/G2M (R8A774Ax)

CPU core

- Arm[®] Cortex[®]-A57, dual-core
- Max. operating frequency: 1.5GHz Arm[®] Cortex[®]-A53, quad-core
- Max. operating frequency: 1.2GHz н. Arm® Cortex®-R7, single-core
- Max. operating frequency: 800MHz Cache memory (Cortex®-A57)
- L1 instruction cache: 48KB
- L1 data cache: 32KB
- L2 cache: 2MB
- Cache memory (Cortex®-A53)
- L1 instruction cache: 32KB
- L1 data cache: 32KB
- L2 cache: 512KB
- Cache memory (Cortex®-R7)
- L1 instruction cache: 32KB L1 data cache: 32KB
- I-TCM: 32KB
- D-TCM: 32KB External memory
- Ability to connect LPDDR4-SDRAM via DDR dedicated bus
- Data bus width: 32 bits × 2 channels External expansion
- . Ability to connect flash ROM or SRAM directly
- Data bus width: 8/16 bits
- PCI Express 2.0 : 1 Lane × 2 channels н. (one of PHY is shared with Serial ATA)
- 3D graphics
- PowerVR[™] GX6250

Video functions

- Video display interface × 3 channels (1 channel: HDMI(option), 1 channel: LVDS, 1 channel: RGB888)
- Video input interface × 4 channels (2 channels: MIPI-CSI2, 2 channels: Digital(RGB/YCbCr))

RZ/G2N (R8A774Bx)

CPU core

- Arm[®] Cortex[®]-A57, quad-core Max. operating frequency: 1.5GHz Arm[®] Cortex[®]-R7, single-core
- Max. operating frequency: 800MHz Cache memory (Cortex®-A57)
- L1 instruction cache: 48KB
- L1 data cache: 32KB
- L2 cache: 2MB
- Cache memory (Cortex®-R7)
- L1 instruction cache: 32KB
- L1 data cache: 32KB
- I-TCM: 32KB
- D-TCM: 32KB
- External memory
- Ability to connect LPDDR4-SDRAM via DDR dedicated bus
- Data bus width: 32 bits × 1 channel
- External expansion
- Ability to connect flash ROM or SRAM н. directly
- Data bus width: 8/16 bits
- PCI Express 2.0 : 1 Lane × 2 channels (one of PHY is shared with Serial ATA)
- 3D graphics ■ PowerVR[™] GE7800
- Video functions
- Video display interface × 3 channels (1 channel: HDMI(option), 1 channel: LVDS, 1 channel: RGB888)
- Video input interface × 4 channels (2 channels: MIPI-CSI2, 2 channels: Digital(RGB/YCbCr))

- Video codec module: VCP4 × 1 channel
 - IP converter module
 - Video image processing functions (color conversion, image enlargement/ reduction, filtering)

RZ/G2M (R8A774Ax) block diagram

< Cortex®-A57 1.5GHz

L1 I\$ 48KB

L1 D\$ 32KB

NEON/VFPv4

L2 cache: 2MB with ECC

8 × Video in

 $2 \times MIPI-CSI2$ (1 × 4L, 1 × 2L) 2 × Digital

4 × Cortex®-A53 1.2GHz 1 × Cortex®-R7 800MH

L1 I\$ 32KB

L1 D\$ 32KB

VFPv3-D16

TCM 32

L1 I\$ 32KB

L1 D\$ 32KB

NEON/VFPv4

2 cache: 512KB with ECC

3D Graphics

PowerVR GX6250 2D/3D tile based 600MHz

Video Codec

Up to 4K resolution

(2 channels)

Video IP

3 × Display Out × Digital out, 1 × LVDS 1 × HDMI 2 × Fine Display Processor

FC-BGA: 29 × 29mm² 1022-pins, 0.8mm pitch

CPU

L2 cache: 1MB with ECC I-TCM 32KB, D-TCM 32KB with EC

3D Graphics

PowerVR GE7800 2D/3D tile based 600MHz

Video Codec

Up to 4K resolution (2 channels)

Video IP

3 × Display out × Digital out, 1 × LVDS 1 × HDMI 2 × Video Signal Processor

FC-BGA: $29 \times 29 \text{mm}^2$ 1022-pins, 0.8mm pitch

× Cortex®-R7 800MHz

L1 I\$ 32KB

L1 D\$ 32KE

VFPv3-D16

2 × Video Signal Processor

× Cortex®-A57 1.5GHz

L1 I\$ 48KB

L1 D\$ 32KF

 $\frac{1 \times \text{HUMI}}{8 \times \text{Video in}}$ $\frac{2 \times \text{MIPI-CSI2}}{(1 \times 4\text{L}, 1 \times 2\text{L})}$ $\frac{2 \times \text{Digital}}{2 \times \text{Digital}}$

System controller

System RAM: 384KB

Thermal Senso

JTAG Debug

Timers

26 × 32-bit Timer

15 × 32-bit Interval

WDT

 $7 \times PWM$ out

Audio IPs

Audio router w/10 ASRC,

mixer, 10 I2S (6ch TDM),

90ch Audio DMA

Secure IP

Crypto engine (AES, DES, Hash, RSA, TRNG)

RZ/G2N (R8A774Bx) block diagram

System controller

System RAM: 384KB

Thermal Sensor

JTAG Debug

Timers

26 × 32-bit Timer

15 × 32-bit Interval

WDT

7 × PWM out

Audio IPs

Audio router w/10 ASRC,

mixer, 10 I²S (6ch TDM), 90ch Audio DMA

Secure IP

Crypto engine

(AES, DES, Hash, RSA, TRNG)

(CoreSight™

(CoreSight™

Connectivity

2 × PCle2.0 (1Lane)

USB3.0/2.0 (DRD)

2 × USB2.0 (1H, 1H/F/0TG)

Ethernet AVB (1Gbps)

2 × CAN2.0B / 2 × CAN-FD

6 × UART 5 × H-UART

 $4 \times SPI$

 $7 \times I^2C$; $1 \times DVFS$ ctrl

Memory I/F

32-bit × 2ch LPDDR4-3200

access cache

Raw NAND

(8/16-bit, ONFI 1.x,

ECC 1-8-bits)

16-bit ExtBus/SRAM

1 × QSPI (4/8-bit selectable)

or 1 × Hyperflash

 $4 \times SDIO (SDR104)$

2 × eMMC (5.0, HS400)

Connectivity

2 × PCIe2.0 (1Lane)

SATA (Rev.3.2) (shared)

USB3.0/2.0 (DRD)

2 × USB2 0 (1H 1H/F/0TG)

Ethernet AVB (1Gbps)

2 × CAN2.0B / 2 × CAN-FD

6 × UART, 5 × H-UART

 $4 \times SPI$

7 × I²C; 1 × DVFS ctrl

Memory I/F

32-bit × 1ch LPDDR4-3200

access cache

Raw NAND

(8/16-bit, ONFI 1.x,

ECC 1-8-bits)

16-bit ExtBus/SRAM

1 × QSPI (4/8-bit selectable)

or 1 × Hyperflash

4 × SDIO (SDR104)

2 × eMMC (5.0, HS400)

- Audio functions
- Sampling rate converter × 10 channels
- Serial sound interface × 10 channels Storage interfaces
- USB 3.0 DRD × 1 channel
- USB 2.0 × 2 channels (Host only 1
- channel/Host-Function 1 channel)
- н. SD host interface \times 4 channels
- н. Multimedia card interface × 2 channels
- Other peripheral functions
- 32-bit timer × 15 channels
- PWM timer × 7 channels
- I²C bus interface × 7 channels Serial communication interface (SCIF) ×
- 6 channels Quad serial peripheral interface (QSPI)
- × 2 channels (boot support) Clock-synchronous serial interface
- (MSIOF) × 4 channels (SPI/IIS support)
- Ethernet controller with AVB support (support for IEEE 802.1BA, IEEE 802.1AS, IEEE 802.10av, and IEEE 1722, GMII/MII interface, PHY device connection support)
- Ethernet controller with AVB support (support for IEEE 802.1BA, IEEE 802.1AS, IEEE 802.10av, and IEEE 1722)
- Controller area network (CAN) interface × 2 channels
- Interrupt controller (INTC)
- Clock generator (CPG): on-chip PLL
- On-chip debug function
- Video codec module: VCP4 × 1 channel IP converter module
- Video image processing functions (color conversion, image enlargement/ reduction, filtering)

Audio functions

- Sampling rate converter × 10 channels
- Serial sound interface × 10 channels
- Storage interfaces
- USB 3.0 DRD × 1 channel
- USB 2.0 × 2 channels (Host only 1 channel/Host-Function 1 channel)
- SD host interface × 4 channels
- Multimedia card interface × 2 channels
- Serial ATA interface × 1 channel
- Other peripheral functions
- 32-bit timer × 15 channels
- PWM timer × 7 channels
- I^2C bus interface \times 7 channels
- Serial communication interface (SCIF) × 6 channels
- Quad serial peripheral interface (QSPI) × 2 channels (boot support)
- Clock-synchronous serial interface (MSIOF) × 4 channels (SPI/IIS support)
- Ethernet controller with AVB support
- (support for IEEE 802.1BA, IEEE 802.1AS, IEEE 802.10av, and IEEE 1722) Controller area network (CAN) interface
- × 2 channels
- Interrupt controller (INTC) On-chip debug function
- Clock generator (CPG): on-chip PLL

RZ/G2E (R8A774C0)

CPU core

- Arm[®] Cortex[®]-A53, quad-core
- Max. operating frequency: 1.2GHz Arm[®] Cortex[®]-R7, single-core
- Max. operating frequency: 800MHz Cache memory (Cortex®-A53)
- L1 instruction cache: 32KB
- L1 data cache: 32KB
- L2 cache: 256KB
- Cache memory (Cortex®-R7)
- L1 instruction cache: 32KB
- L1 data cache: 32KB
- I-TCM: 32KB
- D-TCM: 32KB
- External memory

 Ability to connect DDR3L-SDRAM via
- DDR dedicated bus Data bus width: 32 bits × 1 channel
- External expansion
- Ability to connect flash ROM or SRAM directly
- Data bus width: 8/16 bits
- PCI Express 2.0 : 1 Lane × 1 channel 3D graphics
- PowerVR[™] GE8300
- Video functions
- Video display interface × 2 channels (2 channels: LVDS, 1 channel: RGB888)
- Video input interface × 3 channels (1 channels: MIPI-CSI2, 2 channels: Digital(RGB/YCbCr))

- Video codec module: VCP4 × 1 channel
 - IP converter module
 - Video image processing functions (color conversion, image enlargement/ reduction, filtering)

Audio functions

- Sampling rate converter × 10 channels
- Serial sound interface × 10 channels
 Storage interfaces
- USB 3.0 DRD × 1 channel
- USB 2.0 × 1 channel (Host-Function 1
- channel)
- SD host interface × 3 channels
 Multimedia card interface × 1 channel
- Other peripheral functions
- 32-bit timer × 15 channels
- PWM timer × 7 channels
- I²C bus interface × 8 channels
- Serial communication interface (SCIF) × 6 channels
- Quad serial peripheral interface (QSPI)
 × 2 channels (boot support)
- Clock-synchronous serial interface (MSIOF) × 4 channels (SPI/IIS support)
- Ethernet controller with AVB support (support for IEEE 802.1BA, IEEE 802.1AS,
- IEEE 802.1Qav, and IEEE 1722) Controller area network (CAN) interface × 2 channels
- Interrupt controller (INTC)
- Clock generator (CPG): on-chip PLL
- On-chip debug function

RZ/G2E (R8A774C0) block diagram

System	CE	PU	Connectivity
System controller	2 × Cortex®-A53 1.2GHz	1 × Cortex®-R7 800MHz	1 × PCle2.0 (1Lane)
System RAM: 128KB	L1 I\$ 32KB	L1 I\$ 32KB	
Thermal Sensor	L1 D\$ 32KB	L1 D\$ 32KB	USB3.0/2.0 (DRD)
JTAG Debug	NEON/VFPv4	VFPv3-D16	USB2.0 (1H/F)
(CoreSight™)	L2 cache: 256KB with ECC	I-TCM 32KB, D-TCM 32KB with ECC	Ethernet AVB (1Gbps)
Timers	3D Graphics PowerVR GE8300 2D/3D tile based 600MHz Video Codec Up to FHD resolution Video IP 2 × Display out: 2 × Video Signal Processor (2 × LVDS or and 1 × Fine Display Processor 1 × Fine Display Processor		2 × CAN2.0B / 2 × CAN-FD
26 × 32-bit Timer			6 × UART, 5 × H-UART
15 × 32-bit Interval			$4 \times SPI$ $8 \times I^2C$: $1 \times DVFS$ ctrl
WDT			0 × 1 0, 1 × DV13 cui
7 × PWM out			Memory I/F
Audio IPs			32-bit DDR3L-1856 access cache
Audio router w/10 ASRC, mixer, 10 I ² S (6ch TDM), 45ch Audio DMA	2 × Display out: (2 × LVDS or		Raw NAND (8-bit, ONFI 1.x, ECC 1-8-bits)
mixer, 10 I ² S (6ch TDM),	2 × Display out: (2 × LVDS or 1 × LVDS + 1 × DRGB)	2 × Video Signal Processor	(8-bit, ONFI 1.x,
mixer, 10 I ² S (6ch TDM), 45ch Audio DMA	2 × Display out: (2 × LVDS or	2 × Video Signal Processor	(8-bit, ONFI 1.x, ECC 1-8-bits)
mixer, 10 I ² S (6ch TDM), 45ch Audio DMA Secure IP Crypto engine	$\begin{array}{c} 2\times \text{Display out:}\\ (2\times \text{LVDS or}\\ 1\times \text{LVDS} + 1\times \text{DRGB})\\\hline\\ 2\times \text{Video in}\\ 1\times \text{MIPI-CSI2} (1\times 2\text{L})\\ 1\times \text{Digital}\\\end{array}$	2 × Video Signal Processor	(8-bit, ONFI 1.x, ECC 1-8-bits) 16-bit ExtBus/SRAM 1 × QSPI (4/8-bit selectable)

RZ Partner Ecosystem Solutions

Visit the webpage below for the latest information on RZ partner ecosystem. https://www.renesas.com/products/microcontrollers-microprocessors/rz-mpus/rz-partner-solutions






RZ/A Series



Benefits of RZ/A Series — **Develop like MCUs**

RZ/A series MPUs retain the ease-of-use of Renesas MCUs due to rich integrated development environments, and deliver higher performance than MCUs.




Benefits of RZ/A3UL


- 64bit CPU@1GHz RTOS MPU
- Choice of two memory I/Fs for different applications
 - Octal-SPI Flash/Octal-SPI RAM: For simple and low cost PCB design
- DDR3L/DDR4: For high resolution HMI and camera use cases
- Pin-compatible RZ/A3UL (RTOS) and RZ/G2UL (Linux) for easy migration
 - The 361-pin package is pin-compatible between RZ/A3UL and RZ/G2UL

Benefits of RZ/A1 Group, and RZ/A2M MPUs

- Eliminate the need to design a high-speed interface
- Reduced mounting area
- Reduced PCB cost
- No DRAM procurement issues
- Reduced EMI noise



Include on-chip graphics display and camera input capabilities



DRP Library

- RZ/A2M MPUs with DRP improve image processing performance by 10X over RZ/A1 MPUs
 - Dynamically Reconfigurable Processor (DRP) technology accelerates image processing
 - Enables hybrid e-AI solutions with DRP for image processing + CPU for inference

The RZ/A2M is designed around e-AI for smart appliances, network cameras, service robots, scanner products, and industrial equipment requiring high-speed image processing. The RZ/A2M combines a general-purpose MPU with Renesas' proprietary DRP technology for unique hybrid processing for image recognition and machine vision (MV), and AI processing works in conjunction with the Cortex[®]-A9, which preprocesses image data at high speed and extracts features for recognition target.



RZ/A3UL Group

- 64-bit Arm[®] Cortex[®]-A55 (1 GHz, single core)
- = 16bit DDR3L/DDR4-1600 (in line ECC)
- Octal-SPI Flash/RAM IF
- Camera IF; MIPI-CSI2 (4 lanes)
- Display IF; Parallel RGB888/RGB666
- 2x Gigabit Ethernet
- 2x CAN (CAN-FD)

RZ/A2M Group CPU (Arm[®] Cortex[®]-A9) Operating frequency: 528MHz Single-precision/double-precision FPU

Main graphics and camera input functions Video display controller (VDC6): 1 channel LCD output: Max. WXGA Screen superimposition: 3 layers Video input: Max. XGA CMOS camera input (CEU): 1 channel MIPI-CSI2 interface: 1 channel

Distortion compensation unit (IMR): 1 channel

(ability to run stored programs directly) SD/MMC host interface: 2 channels

2D graphics engine: 1 channel

Sprite engine: 1 channel

■ Arm[®] NEON[™] On-chip memory ■ 4MB

- 2x USB2.0 (Host, Host/Peripheral)
- 2x SDHI (UHS-I, UHS-I/MMC)

RZ/A3UL block diagram

System	CF	U	Interfaces
Arm Debugger (CoreSight™)	Cortex [®] -A55 1.0GHz NEON/VFP		DDR4/DDR3L (In line ECC) 16bit × 1.6/1.3Gbps
16 ch DMAC	I -L1\$: 32KB w/Parity D-L1\$: 32KB w/ECC L2\$: 0KB		SPI Multi I/O or Octa IF (4/8bit × 200Mbps) (Cache: 64bit line x 32 entries)
PLL/SSCG	L3\$ (Shared) :	256KB w/ECC	1 × SDHI (UHS-I)/MMC
Standby	Men	nory	1 × SDHI (UHS-I)
(Sleep/Module)	RAM128	KB w/ECC	1 × USB2.0 Host
Timers	LCD Controller + Resize		1 × USB2.0 Host / Function
1 × 32bit MTU3	Image Scaling Unit		2 × 100/1000Mbps Ether MAC
8 × 16bit MTU3 1 × WDT		Display Out (Parallel-IF) Camera In (MIPI-CSI2 4lane)	
	Camera In (IVIII		2 × SCI 8/9bit
	Analog	Audio	5 × SCIF (UART)
	2×12 bit ADC $4 \times SSI (l^2S)$		3 × RSPI
			2 × CAN-FD

RZ/A2M block diagram

System	C	PU	Interfaces
DMAC 16ch	Cortex [®] -A	Cortex [®] -A9 528 MHz	
Interrupt Controller	NEON	FPU	4ch SCI
PLL/SSCG	NEON	110	2ch
On-chip Debug	Me	mory	SCIF (UART)
(JTAG/SWD)		1: 4MB	5ch
Standby	I CACHE: 32KB	D Cache: 32KB	RSPI
(Sleep/Software/Deep/Module)			3ch
	L2 Cach	e: 128KB	CAN-FD 2ch
Timers			Ethernet MAC
OSTM	Graj	phics	(100M: IEEE1588 v2
32-bit × 3ch	VDC6 (LCDC)	LVDS	2ch
MTU3	Timing Controller	IMR-LS2	IrDA
32-bit × 1ch	Digital Input	Sprite Engine	SSI (I ² S)
MTU3 16-bit × 8ch	CMOS Camera I/F	2D Graphics Engine	4ch
PWM	MIPI Camera I/F	JPEG Codec Engine	SPDIF
32-bit × 8ch	Will Fourieru //	of Ed Obdee Engline	1ch
WDT	Security	/ (option)	BSC (E×t. Bus I/F
RTC	Secur	e Boot	HyperFlash [™] / HyperR
DRP (option)	Crypto	Engine	OctaFlash [™] / OctaRA
(Dynamically Reconfigurable Processor)			SPI Multi I/O (DDF
(Bynamious) nooningarabion rooppoor	IK	NG	(1,4 or 8bit width)
	Device L	Jnique ID	NAND Flash I/F
			(ONFI1.0, ECC)
	JIAG	Disable	USB2.0

Interfaces
I ² C
4ch
SCI
2ch
SCIF (UART) 5ch
RSPI
3ch
CAN-FD
2ch
Ethernet MAC
(100M: IEEE1588 v2)
2ch
IrDA
SSI (I2S)
4ch
SPDIF
1ch
BSC (E×t. Bus I/F)
HyperFlash [™] / HyperRAM [™]
OctaFlash [™] / OctaRAM [™]
SPI Multi I/O (DDR)
(1,4 or 8bit width)
NAND Flash I/F
(ONFI1.0, ECC)
USB2.0
HS 2ch Host/Peripheral/OTG SDHI (UHS-I)/MMC
2ch
GPIO
Analog
ADC
12-bit × 8ch

GPIO

On-chip Debug (JTAG/SWD) Memory Standby (Sleep/Software/Deep/Module) SRAM: 4MB I CACHE: 32KB D I CACHE: 32KB D UZ Cache: 128k D OSTM L2 Cache: 128k OSTM VDC6 (LCDC) MTU3 Timing Controller OSTM Digital Input MTU3 CMOS Camera I/F PWM 32-bit × 8ch WDT Security (optio RTC Secure Boot	Interrupt Controller PLL/SSCG	NEON		
Standby (Sleep/Software/Deep/Module) I CACHE: 32KB D Timers L2 Cache: 128k OSTM L2 Cache: 128k 32-bit x 3ch VDC6 (LCDC) MTU3 Timing Controller 32-bit x 1ch Digital Input MTU3 CMOS Camera I/F PWM MIPI Camera I/F WDT Security (option)		· · · · · · · · · · · · · · · · · · ·		
OSTM 32-bit × 3ch MTU3 32-bit × 1ch MTU3 16-bit × 8ch PWM 32-bit × 8ch WDT RTC Security (option		I CACHE: 32KB	D	
PTC	OSTM 32-bit × 3ch MTU3 32-bit × 1ch MTU3 16-bit × 8ch PWM 32-bit × 8ch	VDC6 (LCDC) Timing Controller Digital Input CMOS Camera I/F MIPI Camera I/F	2D JPE	
	RTC	Secur	e Boot	

Main communication functions USB 2.0 High Speed: 2 channels (Host/Function switchable)

Sprite engine: I channel
 JPEG coding engine: 1 channel
 Main memory interface functions
 NOR flash, SDRAM, NAND flash
 Serial flash: 1-bit/4-bit/8-bit: 1 channel, 8-bit: 1 channel
 (chilty to run enged programs directly)

- 10M/100M EtherMAC: 2 channels
- SCIF: 5 channels
- I²C: 4 channels
- SSI: 4 channels
- RSPI: 3 channels
- CAN-FD: 2 channels
- **Optional functions**
- DRP (Dynamically Reconfigurable Processor) Package
- 176-LFBGA (13mm×13mm, 0.8mm pitch)
- 256-LFBGA (11mm×11mm, 0.5mm pitch)
- 272-FBGA (17mm×17mm, 0.8mm pitch)
- 324-FBGA (19mm×19mm, 0.8mm pitch)

RZ/A1H Group and RZ/A1M Group (Pin Compatible)

CPU (Arm[®] Cortex[®]-A9)

- Operating frequency: 400MHz
- Single-precision/double-precision FPU
- Arm[®] NEON[™]
- **On-chip memory**
- RZ/A1H: 10MB RZ/A1M: 5MB
- Main graphics and camera input functions Video display controller (VDC5): 2 channels LCD output: Max. WXGA
 - Screen superimposition: 4 layers Video input: Max. XGA (CVBS analog input supported)
- CMOS camera input (CEU): 1 channel
- PAL/NTSC decoder (DVDEC): 2 channels Distortion compensation unit (IMR): 1 channel
- Open VG accelerator: 1 channel
- JPEG coding engine: 1 channel н.
- Main memory interface functions NOR flash, SDRAM, NAND flash
- QSPI serial flash: 2 channels (ability to run stored programs directly)
- SD host interface: 2 channels
- MMC host interface: 1 channel
- Main communication functions
- USB 2.0 High Speed: 2 channels (Host/Function switchable)
- 10M/100M EtherMAC: 1channel
- SCIF: 8 channels
- I²C: 4 channels
- SSI: 6 channels
- RSPI: 5 channels
- Ethernet AVB: 1 channel
- CAN: 5 channels

Package

- 256-LFBGA (11mm × 11mm,0.5mm pitch)
- 256-LFQFP (28mm × 28mm, 0.4mm pitch)
- 324-FBGA (19mm × 19mm, 0.8mm pitch)

RZ/A1LU Group

CPU (Arm[®] Cortex[®]-A9)

- Operating frequency: 400MHz
- Single-precision/double-precision FPU
- Arm[®] NEON[™]
- On-chip memory
- 3MB
- Main graphics and camera input functions
- LCD controller (VDC5): 1 channel LCD output: Max. WXGA Screen superimposition: 3 layers Video input: Max. XGA
- CMOS camera input (CEU): 1 channel
- JPEG coding engine: 1 channel
- Main memory interface functions
- NOR flash, SDRAM
- QSPI serial flash: 1 channel (ability to run stored programs directly)
- SD host interface: 2 channels
- MMC host interface: 1 channel
- Main communication functions
- USB 2.0 High Speed: 2 channels (Host/Function switchable)
- 10M/100M EtherMAC: 1channel
- SCIF: 5 channels
- I²C: 4 channels
- SSI: 4 channels
- RSPI: 3 channels
- Ethernet AVB: 1 channel
- CAN: 2 channels
- Package
- 176-LFBGA (8mm × 8mm,0.5mm pitch)
- 176-LFQFP (24mm × 24mm, 0.5mm pitch)
- 208-LFQFP (28mm × 28mm,0.5mm pitch)

Memory	CPU	
SRAM A1H: 10MB/A1M: 5MB	Cortex [®] -A9 400MHz	E
SRAM L2 Cache 128 KB	NEON FPU	
Cache 32 KB + 32 KB	Timers	
System	MTU2 16-bit × 5ch	
DMAC 16ch	WDT 8-bit × 1ch	ľ
Interrupt Controller	OS Timer 32-bit × 2ch	
Clock Generation with SSCG	PWM Timer 16ch	
JTAG Debug	Real-Time CLK	
Audio	Graphics	
SCUX 4ch ASRC	Video Display Controller 2ch	
CDROM DEC	OpenVG 1.1	
Sound Generator	Enhanced eng. PAL/NTSC	
Analog	dec. 2ch CMOS Camera I/F	
ADC 12-bit × 8ch	1ch Fish Eye Correction	
	2ch JPEG Engine 1ch	

RZ/A1H,and RZ/A1M block diagram

Interfaces 10/100 Ether MAC USB2.0 HS 2ch Host/Func NAND Flash I/F External Bus 32-bit ROM, SRAM SDRAM, PCMCIA SPI Multi SCIF RSP 8ch 5ch I^2C IEBus 4ch 1ch SSI (I2S) SPDIF 1<u>ch</u> 6ch SDHI MMC 1ch CAN MOST50 5ch 1ch Smart Card I/F LIN Master IrDA 2ch Ethernet AVB

RZ/A1LU block diagram

Memory	CPU	Interfaces
SRAM 3MB	Cortex®-A9 400MHz	10/100 Ether MAC
SRAML2 Cache	NEON FPU CAN 2ch	
Cache 32 KB + 32 KB	Timers	USB2.0 HS 2ch Host/Func
System	MTU2 16-bit × 5ch	External Bus 32-bit ROM, SRAM, SDRAM, PCMCIA
DMAC 16ch	WDT 8-bit × 1ch	SPI Multi
Interrupt Controller	OS Timer 32-bit × 2ch	SCIF RSPI
Clock Generation with SSCG	Real-Time CLK	5ch 3ch
JTAG Debug	Graphics	4ch SSI (I ² S) SPDIF
Audio	Video Display Controller	4ch 1ch
SCUX 4ch ASRC	CMOS Camera I/F	2ch 1ch Smart Card I/F
Analog	JPEG Engine	2ch
ADC 12-bit × 8ch	roll	1ch
		1ch Ethernet AVB



RZ/A1L, RZ/A1LC Group

CPU (Arm[®] Cortex[®]-A9)

- Operating frequency: 400MHz
- Single-precision/double-precision FPU
 Arm[®] NEON[™]
- On-chip memory
- RZ/A1L: 3MB
- RZ/A1LC: 2MB

Main graphics and camera input functions LCD controller (VDC5): 1 channel

- LCD output: Max. WXGA Screen superimposition: 3 layers Video input: Max. XGA
- CMOS camera input (CEU): 1 channel
- Main memory interface functions
- NOR flash, SDRAM, NAND flash
- OSPI serial flash: 1 channel (ability to run stored programs directly)
- SD host interface: 2 channels
- MMC host interface: 1 channel
- Main communication functions
- USB 2.0 High Speed: 2 channels (Host/Function switchable)
- 10M/100M EtherMAC: 1 channel
- SCIF: 5 channels
- I²C: 4 channels
- SSI: 4 channels
- RSPI: 3 channels
- CAN: 2 channels

Package

- 176-LFBGA (8mm × 8mm,0.5mm pitch)
- 176-LFQFP (24mm × 24mm,0.5mm pitch)
- 208-LFQFP (28mm × 28mm,0.5mm pitch)
- 233-FBGA (15mm × 15mm, 0.8mm pitch)

RZ/A1L, RZ/A1LC block diagram

Memory	Ci	CPU		Inter	faces
SRAM A1L: 3 MB/A1LC: 2 MB	Cortex®-A9 400MHz 10/100 Ether M		ther MAC		
SRAM L2 Cache	NEON FPU			USE HS 2ch F	32.0 lost/Func
Cache 32 KB + 32 KB	Timers MTU2			External E ROM, S SDRAM,	
System	16-bit	× 5ch	Г	÷	Multi ch
DMAC 16ch	8-bit	WDT 8-bit × 1ch		SCIF 5ch	RSPI 3ch
Interrupt Controller		ïmer × 2ch	Ľ	I ² C	IEBus*
Clock Generation with SSCG	Real-Ti	me CLK	Ŀ	4ch	1ch
JTAG Debug	Gran	hics		SSI (I ² S) 4ch	SPDIF 1ch
Audio	Video Displa	ay Controller		SDHI 2ch	MMC 1ch
SCUX 4ch ASRC	CMOS C	amera I/F	L	CAN 2ch	MOST50* 1ch
CDROM DEC*		ch		Smart (20	
Analog			ľ	IrDA 1ch	LIN Master*
ADC 12-bit × 8ch					

* RZ/A1L Group specification only.

RZ/A Series: Development Environments (Integrated Development Environments)

	RENESAS	arm	ian
Development environments	• e ² studio ^{*1} e ² studio	• Arm® DS	IAR Embedded Workbench® for Arm®
Compilers	• GNU Arm Embedded Toolchain	Arm Compiler	• IAR C/C++ compiler*3
ICEs	 J-Link LITE from Segger J-Link series from Segger*² 	 DSTREAM™ ULINKpro™ ULINKproD™ ULINK2™ 	 I-jet™/I-jet Trace™ for Arm[®] Cortex[®]-A/R/M JTAGjet-Trace

*1: Eclipse-based development environment from Renesas (https://www.renesas.com/e2studio)

*2: Renesas does not handle ICEs from Segger. Contact a sales agent for details.

*3: A free evaluation license is available provided the 14-day time-limited evaluation or the code size-limited evaluation.

RZ/A Series: Development Tools (Debuggers, ICEs)

	Kyoto Microcomputer Co., Ltd.	SEGGER	
Debuggers ICEs	PARTNER-Jet2	Ozone e ² studio J-Link	PowerView PowerDebug
Supported compilers	exeGCC from Kyoto Microcomputer GNU Arm Embedded Toolchain Arm compiler IAR C/C++ compiler, etc.	 GNU Arm Embedded Toolchain Arm compiler IAR C/C++ compiler, etc. 	 GNU Arm Embedded Toolchain Arm compiler IAR C/C++ compiler, etc.


RZ/A Series: Solutions from Partner Companies

Visit the webpage below for the latest information on RZ/A Series development tools, including solutions from partner companies. https://www.renesas.com/products/microcontrollers-microprocessors/rz-mpus/rz-partner-solutions





RZ Family Package Lineup





Renesas Electronics Corporation TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the 2
- design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these arisings from the use of these arising from the use of these arising from the use of the data arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other interclead property rights of Penesas Electronics or others. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse 5. engineering.
- Renease Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renease Electronics product depends on the product's quality grade, as indicated below "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment, home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc. 6. High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment, key financial terminal systems; safety control equipment; etc. How the second second and a second a second second
- blockmin (in the density of the dens ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE XXTENT PERMITTED BY APPLICABLE LAW, RENEASE LECTRONICS DISCLAMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified
- 8. by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products
- outside of such specified ranges. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- Please contract a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations. 10
- Renesase Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions. It is the responsibility of the buyer or distributor of Renesase Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document. 11.
- 12.
- 13 This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14 Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, te 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Contact Us https://www.renesas.com/contact-us



Renesas Electronics Corporation

www.renesas.com

(Rev.5.0-1 2020.10)