The SH7750R is a 32-bit RISC (reduced instruction set computer) microprocessor, featuring object code upward-compatibility with SH-1, SH-2, and SH-3 microcomputers. It includes an instruction cache, an operand cache with a choice of copy-back or write-through mode, and an MMU (memory management unit) with a 64-entry fully-associative unified TLB (translation look aside buffer). The SH7750R has a 16-kbyte instruction cache and a 32-kbyte data cache. The SH7750R has an on-chip bus state controller (BSC) that allows connection to DRAM and synchronous DRAM. Its 16-bit fixed-length instruction set enables program code size to be reduced by almost 50% compared with 32-bit instructions.
|
|
|
---|---|---|
Type | Title | Date |
Software & Tools - Evaluation Software | Log in to Download ZIP 122.72 MB 日本語 | |
Upgrade - Compiler | Log in to Download ZIP 116.76 MB 日本語 | |
2 items
|
Schematic symbols, PCB footprints, and 3D CAD models from SamacSys can be found by clicking on products in the Product Options table. If a symbol or model isn't available, it can be requested directly from the website.
PLP |
CPU |
Bit Size |
Program Memory (KB) |
Data Flash (KB) |
RAM (KB) |
Lead Count (#) |
Supply Voltage (V) |
Operating Freq (Max) (MHz) |
CAN (ch) |
I/O Ports |
Timer |
ADC |
DAC |
USB |
DMA |
Ethernet |
RTC |
LVD |
Human Machine Interface |
Temp. Range |
Moisture Sensitivity Level (MSL) |
Price (USD) | 1ku |
Buy / Sample |
|
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Part Number | ||||||||||||||||||||||||
N/A | SH-4 | 32 | 0 | 0 | 0 | 208 | 3 - 3.6 | 200 | 28 | 32-bit x 5-ch | Yes | No | Yes | No | -20 to 75°C | |||||||||
N/A | SH-4 | 32 | 0 | 0 | 0 | 208 | 3 - 3.6 | 200 | 28 | 32-bit x 5-ch | Yes | No | Yes | No | -40 to 85°C | 3 | ||||||||
2025 Mar | SH-4 | 32 | 0 | 0 | 0 | 292 | 3 - 3.6 | 240 | 28 | 32-bit x 5-ch | Yes | No | Yes | No | -20 to 75°C | |||||||||
2025 Mar | SH-4 | 32 | 0 | 0 | 0 | 292 | 3 - 3.6 | 240 | 28 | 32-bit x 5-ch | Yes | No | Yes | No | -20 to 75°C | |||||||||
2025 Mar | SH-4 | 32 | 0 | 0 | 0 | 292 | 3 - 3.6 | 200 | 28 | 32-bit x 5-ch | Yes | No | Yes | No | -40 to 85°C | |||||||||
N/A | SH-4 | 32 | 0 | 0 | 0 | 208 | 3 - 3.6 | 240 | 28 | 32-bit x 5-ch | Yes | No | Yes | No | -20 to 75°C | 34.73 | ||||||||
2025 Mar | SH-4 | 32 | 0 | 0 | 0 | 256 | 3 - 3.6 | 240 | 28 | 32-bit x 5-ch | Yes | No | Yes | No | -40 to 85°C | 3 | 43.43 |