### **DATASHEET**

## **Description**

The 5P1103 is a programmable fanout buffer intended for high performance consumer, networking, industrial, computing, and data-communications applications. Configurations may be stored in on-chip One-Time Programmable (OTP) memory or changed using  $1^2C$ interface.

The outputs are generated from a single reference clock. The input reference can be crystal, external single-ended or differential clock. The reference clock can come from one of the two redundant clock inputs and is selected by CLKSEL pin. A glitchless manual switchover function allows one of the redundant clocks to be selected during normal operation. See reference clock input section for details.

Two select pins allow up to 4 different configurations to be programmed and accessible using processor GPIOs or bootstrapping. The different selections may be used for different operating modes (full function, partial function, partial power-down), regional standards (US, Japan, Europe) or system production margin testing.

The device may be configured to use one of two  $I^2C$ addresses to allow multiple devices to be used in a system.

## **Pin Assignment**



24-pin VFQFPN

### **Features**

- **•** Up to two high performance universal differential output pairs
	- Low RMS additive phase jitter: 0.2ps
- **•** Four banks of internal non-volatile in-system programmable or factory programmable OTP memory
- **•** I 2C serial programming interface
- **•** One additional LVCMOS output clock
- **•** Two universal output pairs:
	- Each configurable as one differential output pair or two LVCMOS outputs
- **•** I/O Standards:
	- Single-ended I/Os: 1.8V to 3.3V LVCMOS
	- Differential I/Os LVPECL, LVDS and HCSL
- **•** Input frequency ranges:
	- LVCMOS Reference Clock Input (XIN/REF) 1MHz to 200MHz
	- LVDS, LVPECL, HCSL Differential Clock Input (CLKIN, CLKINB) – 1MHz to 350MHz
	- Crystal frequency range: 8MHz to 40MHz
- **•** Individually selectable output voltage (1.8V, 2.5V, 3.3V) for each output pair
- **•** Redundant clock inputs with manual switchover
- **•** Programmable crystal load capacitance
- **•** Individual output enable/disable
- **•** Power-down mode
- 1.8V, 2.5V or 3.3V core V<sub>DDD</sub>, V<sub>DDA</sub>
- **•** Available in 24-pin VFQFPN 4mm x 4mm package
- **•** -40° to +85°C industrial temperature operation

## **Functional Block Diagram**



# **Applications**

- **•** Ethernet switch/router
- **•** PCI Express 1.0/2.0/3.0
- **•** Broadcast video/audio timing
- **•** Multi-function printer
- **•** Processor and FPGA clocking
- **•** MSAN/DSLAM/PON
- **•** Fiber Channel, SAN
- **•** Telecom line cards
- **•** 1 GbE and 10 GbE

# **Table 1:Pin Descriptions**



## **Configuration and Input Descriptions**

### **Table 2: Configuration Table**

This table shows the SEL1, SEL0 settings to select the configuration stored in OTP. Four configurations can be stored in OTP. These can be factory programmed or user programmed.



At power up time, the SEL0 and SEL1 pins must be tied to either the VDDD/VDDA power supply so that they ramp with that supply or are tied low (this is the same as floating the pins). This will cause the register configuration to be loaded that is selected according to Table 3 above. Providing that OUT0 SEL I2CB was 1 at POR and OTP register 0:7=0, after the first 10mS of operation the levels of the SELx pins can be changed, either to low or to the same level as VDDD/VDDA. The SELx pins must be driven with a digital signal of < 300nS Rise/Fall time and only a single pin can be changed at a time. After a pin level change, the device must not be interrupted for at least 1ms so that the new values have time to load and take effect.

If OUT0\_SEL\_I2CB was 0 at POR, alternate configurations can only be loaded via the I2C interface.

### **Table 3: Input Clock Select**

Input clock select. Selects the active input reference source in manual switchover mode.

0 = XIN/REF, XOUT (default)

 $1 = CLKIN, CLKINB$ 

CLKSEL Polarity can be changed by  $I^2C$  programming as shown in Table 4.



PRIMSRC is bit 1 of Register 0x13.

### **Reference Clock Input Pins and Selection**

The 5P1103 supports up to two clock inputs. One input supports a crystal between XIN and XOUT. XIN can also be driven from a single ended reference clock. XIN can accept small amplitude signals like from TCXO or one channel of a differential clock.

The second clock input (CLKIN, CLKINB) is a fully differential input that only accepts a reference clock. The differential input accepts differential clocks from all the differential logic types and can also be driven from a single ended clock on one of the input pins.

The CLKSEL pin selects the input clock between either XTAL/REF or (CLKIN, CLKINB).

Either clock input can be set as the primary clock. The primary clock designation is to establish which is the main reference clock. The non-primary clock is designated as the secondary clock in case the primary clock goes absent and a backup is needed. The PRIMSRC bit determines which clock input will be selected as primary clock. When PRIMSRC bit is "0", XIN/REF is selected as the primary clock, and when "1", (CLKIN, CLKINB) as the primary clock.

The two external reference clocks can be manually selected using the CLKSEL pin. The SM bits must be set to "0x" for manual switchover which is detailed in Manual Switchover Mode section.

### **Crystal Input (XIN/REF)**

The crystal used should be a fundamental mode quartz crystal; overtone crystals should not be used.

A crystal manufacturer will calibrate its crystals to the nominal frequency with a certain load capacitance value. When the oscillator load capacitance matches the crystal load capacitance, the oscillation frequency will be accurate. When the oscillator load capacitance is lower than the crystal load capacitance, the oscillation frequency will be higher than nominal and vice versa so for an accurate oscillation frequency you need to make sure to match the oscillator load capacitance with the crystal load capacitance.

To set the oscillator load capacitance there are two tuning capacitors in the IC, one at XIN and one at XOUT. They can be adjusted independently but commonly the same value is used for both capacitors. The value of each capacitor is composed of a fixed capacitance amount plus a variable capacitance amount set with the XTAL[5:0] register. Adjustment of the crystal tuning capacitors allows for maximum flexibility to accommodate crystals from various manufacturers. The range of tuning capacitor values available are in accordance with the following table.

#### **XTAL[5:0] Tuning Capacitor Characteristics**



The capacitance at each crystal pin inside the chip starts at 9pF with setting 000000b and can be increased up to 25pF with setting 111111b. The step per bit is 0.5pF.

You can write the following equation for this capacitance:

 $Ci = 9pF + 0.5pF \times XTAL[5:0]$ 

The PCB where the IC and the crystal will be assembled adds some stray capacitance to each crystal pin and more capacitance can be added to each crystal pin with additional external capacitors.



You can write the following equations for the total capacitance at each crystal pin:

 $C_{XIN}$  = Ci<sub>1</sub> + Cs<sub>1</sub> + Ce<sub>1</sub>  $\rm C_{XOUT}$  = Ci $_2$  + C $\rm s_2$  + C $\rm e_2$ 

 $Ci<sub>1</sub>$  and Ci<sub>2</sub> are the internal, tunable capacitors. Ci<sub>1</sub> and Cs<sub>2</sub> are stray capacitances at each crystal pin and typical values are between 1pF and 3pF.

 $Ce<sub>1</sub>$  and  $Ce<sub>2</sub>$  are additional external capacitors that can be added to increase the crystal load capacitance beyond the tuning range of the internal capacitors. However, increasing the load capacitance reduces the oscillator gain so please consult the factory when adding  $Ce<sub>1</sub>$  and/or  $Ce<sub>2</sub>$  to avoid crystal startup issues. Ce<sub>1</sub> and Ce<sub>2</sub> can also be used to adjust for unpredictable stray capacitance in the PCB.

The final load capacitance of the crystal:

 $CL = C_{XIN} \times C_{XOUT} / (C_{XIN} + C_{XOUT})$ 

For most cases it is recommended to set the value for capacitors the same at each crystal pin:

$$
C_{XIN} = C_{XOUT} = Cx \longrightarrow CL = Cx / 2
$$

The complete formula when the capacitance at both crystal pins is the same:

 $CL = (9pF + 0.5pF \times XTAL[5:0] + Cs + Ce)/2$ 

**Example 1**: The crystal load capacitance is specified as 8pF and the stray capacitance at each crystal pin is Cs=1.5pF. Assuming equal capacitance value at XIN and XOUT, the equation is as follows:

8pF = (9pF + 0.5pF × XTAL[5:0] + 1.5pF) / 2 →  $0.5pF \times XTAL[5:0] = 5.5pF \rightarrow XTAL[5:0] = 11$  (decimal)

**Example 2**: The crystal load capacitance is specified as 12pF and the stray capacitance Cs is unknown. Footprints for external capacitors Ce are added and a worst case Cs of 5pF is used. For now we use  $Cs + Ce = 5pF$  and the right value for Ce can be determined later to make 5pF together with Cs.

12pF = (9pF + 0.5pF × XTAL[5:0] + 5pF) / 2 →  $XTAL[5:0] = 20$  (decimal)

#### **Manual Switchover Mode**

When SM[1:0] is "0x", the redundant inputs are in manual switchover mode. In this mode, CLKSEL pin is used to switch between the primary and secondary clock sources. The primary and secondary clock source setting is determined by the PRIMSRC bit. During the switchover, no glitches will occur at the output of the device, although there may be frequency and phase drift, depending on the exact phase and frequency relationship between the primary and secondary clocks.

#### **OTP Interface**

The 5P1103 can also store its configuration in an internal OTP. The contents of the device's internal programming registers can be saved to the OTP by setting burn\_start (W114[3]) to high and can be loaded back to the internal programming registers by setting usr\_rd\_start(W114[0]) to high.

To initiate a save or restore using  $I^2C$ , only two bytes are transferred. The Device Address is issued with the read/write bit set to "0", followed by the appropriate command code. The save or restore instruction executes after the STOP condition is issued by the Master, during which time the 5P1103 will not generate Acknowledge bits. The 5P1103 will acknowledge the instructions after it has completed execution of them. During that time, the  $I^2C$  bus should be interpreted as busy by all other users of the bus.

On power-up of the 5P1103, an automatic restore is performed to load the OTP contents into the internal programming registers. The 5P1103 will be ready to accept a programming instruction once it acknowledges its 7-bit I<sup>2</sup>C address.

Availability of Primary and Secondary  $I^2C$  addresses to allow programming for multiple devices in a system. The  $I^2C$  slave address can be changed from the default 0xD4 to 0xD0 by programming the I2C\_ADDR bit D0. *VersaClock 5 Programming Guide* provides detailed I<sup>2</sup>C programming guidelines and register map.

#### **SD/OE Pin Function**

The polarity of the SD/OE signal pin can be programmed to be either active HIGH or LOW with the SP bit (W16[1]). When SP is "0" (default), the pin becomes active LOW and when SP is "1", the pin becomes active HIGH. The SD/OE pin can be configured as either to shutdown the PLL or to enable/disable the outputs. The SH bit controls the configuration of the SD/OE pin The SH bit needs to be high for SD/OE pin to be configured as SD.



When configured as SD, device is shut down, differential outputs are driven High/low, and the single-ended LVCMOS outputs are driven low. When configured as OE, and outputs are disabled, the outputs are driven high/low.

#### **Table 4: SD/OE Pin Function Truth Table**



Note 1 : Global Shutdown

Note 2 : Tri-state regardless of OEn bits

#### **Output Skew**

Rising edges of all outputs are automatically phase aligned.

#### **Output Drivers**

The OUT1 to OUT2 clock outputs are provided with register-controlled output drivers. By selecting the output drive type in the appropriate register, any of these outputs can support LVCMOS, LVPECL, HCSL or LVDS logic levels

The operating voltage ranges of each output is determined by

its independent output power pin  $(V_{DDO})$  and thus each can have different output voltage levels. Output voltage levels of 2.5V or 3.3V are supported for differential HCSL, LVPECL operation, and 1. 8V, 2.5V, or 3.3V are supported for LVCMOS and differential LVDS operation.

Each output may be enabled or disabled by register bits. When disabled an output will be in a logic 0 state as determined by the programming bit table shown on page 6.

#### **LVCMOS Operation**

When a given output is configured to provide LVCMOS levels, then both the OUTx and OUTxB outputs will toggle at the selected output frequency. All the previously described configuration and control apply equally to both outputs. Frequency, phase alignment, voltage levels and enable / disable status apply to both the OUTx and OUTxB pins. The OUTx and OUTxB outputs can be selected to be phase-aligned with each other or inverted relative to one another by register programming bits. Selection of phase-alignment may have negative effects on the phase noise performance of any part of the device due to increased simultaneous switching noise within the device.

### **Device Hardware Configuration**

The 5P1103 supports an internal One-Time Programmable (OTP) memory that can be pre-programmed at the factory with up to 4 complete device configuration.

These configurations can be over-written using the serial interface once reset is complete. Any configuration written via the programming interface needs to be re-written after any power cycle or reset. Please contact Renesas if a specific factory-programmed configuration is desired.

#### **Device Start-up & Reset Behavior**

The 5P1103 has an internal power-up reset (POR) circuit. The POR circuit will remain active for a maximum of 10ms after device power-up.

Upon internal POR circuit expiring, the device will exit reset and begin self-configuration.

The device will load internal registers using the configuration stored in the internal One-Time Programmable (OTP) memory.

Once the full configuration has been loaded, the device will respond to accesses on the serial port and will attempt to begin operation.

#### **Power Up Ramp Sequence**

VDDA and VDDD must ramp up together. VDDO0~2 must ramp up before, or concurrently with, VDDA and VDDD. All power supply pins must be connected to a power rail even if the output is unused. All power supplies must ramp in a linear fashion and ramp monotonically.



## **I 2C Mode Operation**

The device acts as a slave device on the  $I^2C$  bus using one of the two  $I^2C$  addresses (0xD0 or 0xD4) to allow multiple devices to be used in the system. The interface accepts byte-oriented block write and block read operations. Two address bytes specify the register address of the byte position of the first register to write or read. Data bytes (registers) are accessed in sequential order from the lowest to the highest byte (most significant bit first). Read and write block transfers can be stopped after any complete byte transfer. During a write operation, data will not be moved into the registers until the STOP bit is received, at which point, all data received in the block write will be written simultaneously.

For full electrical  $I^2C$  compliance, it is recommended to use external pull-up resistors for SDATA and SCLK. The internal pull-down resistors have a size of  $100k\Omega$  typical.



#### **I 2C Slave Read and Write Cycle Sequencing**

## **Table 5: I 2C Bus DC Characteristics**



## **Table 6: I 2C Bus AC Characteristics**



Note 1: A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the  $V_{H}(MIN)$  of the SCL signal) to bridge the undefined region of the falling edge of SCL.

Note 2: I2C inputs are 5V tolerant.

## **Table 7: Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 5P1103. These ratings, which are standard values for Renesas commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.



### **Table 8: Recommended Operation Conditions**



Note:  $V_{DDO}1$  and  $V_{DDO}2$  must be powered on either before or simultaneously with  $V_{DDD}$ ,  $V_{DDA}$  and  $V_{DDO}0$ .

### **Table 9: Input Capacitance, LVCMOS Output Impedance, and Internal Pull-down Resistance**  $(T_A = +25 \degree C)$



### **Table 10: Crystal Characteristics**



Note: Typical crystal used is [IDT 603-25-150 o](http://www.idt.com/products/general-parts/603-25-150-25mhz-32-x-25mm-reference-crystal)r [FOX 603-25-150](http://www.foxonline.com/pdfs/603-25-150.pdf). For different reference crystal options please go to [www.foxonline.com.](www.foxonline.com)

## **Table 11: DC Electrical Characteristics**



1. Single CMOS driver active.

2. Measured into a 5" 50 Ohm trace with 2 pF load.

3. Iddcore = IddA + IddD, no loads.

# **Table 12: Electrical Characteristics – Differential Clock Input Parameters 1,2** (Supply

Voltage V<sub>DDA</sub>, V<sub>DDD</sub>, V<sub>DDO</sub>0 = 3.3V ±5%, 2.5V ±5%, 1.8V ±5%, TA = -40°C to +85°C)



1. Guaranteed by design and characterization, not 100% tested in production.

2. Slew rate measured through ±75mV window centered around differential zero.

# **Table 13: DC Electrical Characteristics for 3.3V LVCMOS** (V<sub>DDO</sub> = 3.3V±5%, TA = -40°C to +85°C)<sup>1</sup>



1. See "Recommended Operating Conditions" table.

# **Table 14: DC Electrical Characteristics for 2.5V LVCMOS** (V<sub>DDO</sub> = 2.5V±5%, TA = -40°C to +85°C)



# **Table 15: DC Electrical Characteristics for 1.8V LVCMOS** (V<sub>DDO</sub> = 1.8V±5%, TA = -40°C to +85°C)



### **Table 16: DC Electrical Characteristics for LVDS(** $V_{DDO}$  **= 3.3V** $\pm$ **5% or 2.5V** $\pm$ **5%, TA = -40°C to +85°C)**



### **Table 17: DC Electrical Characteristics for LVDS** ( $V_{DDO}$  = 1.8V $\pm$ 5%, TA = -40°C to +85°C)



### **Table 18: DC Electrical Characteristics for LVPECL** (V<sub>DDO</sub> = 3.3V<sup>+5%</sup> or 2.5V<sup>+5%</sup>, TA = -40°C to +85°C)



## **Table 19: Electrical Characteristics – DIF 0.7V Low Power HCSL Differential Outputs**

 $(V_{DDO} = 3.3V \pm 5\%, 2.5V \pm 5\%, TA = -40°C$  to +85°C)



1. Guaranteed by design and characterization. Not 100% tested in production

2. Measured from differential waveform.

3. Slew rate is measured through the V<sub>SWING</sub> voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.<br>4. V<sub>CROSS</sub> is defined as voltage where Clock = Clock# measured on a c

5. The total variation of all V<sub>CROSS</sub> measurements in any particular system. Note that this is a subset of V<sub>CROSS</sub> min/max (V<sub>CROSS</sub> absolute) allowed. The intent is to limit V<sub>CROSS</sub> induced modulation by setting  $\Delta V_{CROSS}$  to be smaller than  $V_{CROSS}$  absolute.

6. Measured from single-ended waveform.

7. Measured with scope averaging off, using statistics function. Variation is difference between min. and max.

## **Table 20: AC Timing Electrical Characteristics**

 $(V_{DDO} = 3.3V + 5\%$  or 2.5V+5% or 1.8V ±5%, TA = -40°C to +85°C)

(Spread Spectrum Generation = OFF)



## **Test Circuits and Loads**

![](_page_15_Figure_3.jpeg)

**Test Circuits and Loads for Outputs**

## **5P1103 Application Schematic**

The following figure shows an example of 5P1103 application schematic. Input and output terminations shown are intended as examples only and may not represent the exact user configuration. In this example, the device is operated at  $V_{\rm DDD}$ ,  $V_{\rm DDA}$  = 3.3V. The decoupling capacitors should be located as close as possible to the power pin. A 12pF parallel resonant 8MHz to 40MHz crystal is used in this example. Different crystal frequencies may be used. The C1 = C2 = 5pF are recommended for frequency accuracy. If different crystal types are used, please consult Renesas for recommendations. For different board layout, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy.

As with any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. 5P1103 provides separate power supplies to isolate any high switching noise from coupling into the part.

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1uf capacitor in each power pin filter should be placed on the device side. The other components can be on the opposite side of the PCB.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10 kHz. If a specific frequency noise component is known, such as switching power supply frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.

The schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set.

![](_page_17_Figure_0.jpeg)

<span id="page-17-0"></span>![](_page_17_Figure_1.jpeg)

5P1103 DATASHEET

œ

∼

Revision history 0.1 3/05/2015 first publication

 $Revi**sign**$ <br> $0.1 3/05/$ 

history<br>2015 first publication

co

4

\$ \$

muRata BLM15AG221SN1 220 0402 0.35 300 muRata BLM15BB121SN1 120 0402 0.35 300 TDK MMZ1005S241A 240 0402 0.18 200 TECSTAR TB4532153121 120 0402 0.3 300

Manufacture<br>Fair-Rite<br>muRata<br>TDKata<br>TDKata

**BEAD** 

NOTE: FERRITE

ო

 $\scriptstyle\sim$ 

Date: Monday, September 13, 2021 Sheet 1

**Sheet** 

Monday, September 13, 2021

Monday, September 13, 2021

Size | Document Number

 $\approx$ 

**BP1103\_SCH** 

San Jose, CA

**Integrated I**<br> **San Jose, CA**<br> **Document Number**<br>
SP1103\_SCH

Integrated Device Technology

Device Technology

 $\frac{1}{2}$ 

↽

-<br>"<br>-

6'\$ ದ PLACE NEAR I2C CONTROLLER

PLACE NEAR<br>I2C CONTROLLER<br>IF USED

IF USED

Ŧ

 $\overline{a}$ 

VCC1P8

FB<sub>1</sub> SIGNAL BEAD Limi  $1 \sim 2$ 

 $\sim$ 

SIGNAL BEAD

╤╢┼┲╋╢┉

 $\overline{\circ}$ 

5 .

7 . . . 1

**R7**<br>10K

 $V3P3$ 

GND

٦

g

25.000 MHz  $\frac{25.000 \text{ MHz}}{CL = 8 \text{pF}}$ 

&

4h۰

'g ιII z

⋝

 $\overline{\phantom{a}}$ 4

 $\alpha$  $\sim$ 

œ

## **Overdriving the XIN/REF Interface**

### **LVCMOS Driver**

The XIN/REF input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XOUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.2V and the slew rate should not be less than 0.2V/ns. Figure General Diagram for LVCMOS Driver to XTAL Input Interface shows an example of the interface diagram for a LVCMOS driver.

This configuration has three properties; the total output impedance of Ro and Rs matches the 50 ohm transmission line impedance, the Vrx voltage is generated at the CLKIN inputs which maintains the LVCMOS driver voltage level across the transmission line for best S/N and the R1-R2 voltage divider values ensure that the clock level at XIN is less than the maximum value of 1.2V.

![](_page_18_Figure_6.jpeg)

#### **General Diagram for LVCMOS Driver to XTAL Input Interface**

[Table 21](#page-18-0) *Nominal Voltage Divider Values vs LVCMOS VDD for XIN* shows resistor values that ensure the maximum drive level for the XIN/REF port is not exceeded for all combinations of 5% tolerance on the driver VDD, the VDDA and 5% resistor tolerances. The values of the resistors can be adjusted to

reduce the loading for slower and weaker LVCMOS driver by increasing the voltage divider attenuation as long as the minimum drive level is maintained over all tolerances. To assist this assessment, the total load on the driver is included in the table.

#### <span id="page-18-0"></span>**Table 21:Nominal Voltage Divider Values vs LVCMOS VDD for XIN**

![](_page_18_Picture_205.jpeg)

### **LVPECL Driver**

Figure General Diagram for LVPECL Driver to XTAL Input Interface shows an example of the interface diagram for a +3.3V LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XIN/REF input. It is recommended that all components in the schematics be placed in the layout; though some components might not be

used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input. If the driver is 2.5V LVPECL, the only change necessary is to use the appropriate value of R3.

![](_page_19_Figure_5.jpeg)

#### **General Diagram for +3.3V LVPECL Driver to XTAL Input Interface**

### **CLKIN Equivalent Schematic**

Figure *CLKIN Equivalent Schematic* below shows the basis of the requirements on VIH max, VIL min and the 1200 mV p-p single ended Vswing maximum.

- **•** The CLKIN and CLKINB Vih max spec comes from the cathode voltage on the input ESD diodes D2 and D4, which are referenced to the internal 1.2V supply. CLKIN or CLKINB voltages greater than 1.2V + 0.5V =1.7V will be clamped by these diodes. CLKIN and CLKINB input voltages less than -0.3V will be clamped by diodes D1 and D<sub>3</sub>
- **•** The 1.2V p-p maximum Vswing input requirement is determined by the internally regulated 1.2V supply for the actual clock receiver. This is the basis of the Vswing spec in Table 13.

![](_page_20_Figure_2.jpeg)

#### **CLKIN Equivalent Schematic**

## **Wiring the Differential Input to Accept Single-Ended Levels**

Figure *Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels* shows how a differential input can be wired to accept single ended levels. This configuration has three properties; the total output impedance of Ro and Rs matches the 50 ohm transmission line

impedance, the Vrx voltage is generated at the CLKIN inputs which maintains the LVCMOS driver voltage level across the transmission line for best S/N and the R1-R2 voltage divider values ensure that Vrx p-p at CLKIN is less than the maximum value of 1.2V.

![](_page_20_Figure_7.jpeg)

#### **Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels**

[Table 22](#page-21-0) *Nominal Voltage Divider Values vs Driver VDD* shows resistor values that ensure the maximum drive level for the CLKIN port is not exceeded for all combinations of 5% tolerance on the driver VDD, the Vddo\_0 and 5% resistor tolerances. The values of the resistors can be adjusted to

reduce the loading for slower and weaker LVCMOS driver by increasing the impedance of the R1-R2 divider. To assist this assessment, the total load on the driver is included in the table.

![](_page_21_Picture_243.jpeg)

#### <span id="page-21-0"></span>**Table 22:Nominal Voltage Divider Values vs Driver VDD**

### **HCSL Differential Clock Input Interface**

CLKIN/CLKINB will accept DC coupled HCSL signals.

![](_page_21_Figure_8.jpeg)

#### **CLKIN, CLKINB Input Driven by an HCSL Driver**

### **3.3V Differential LVPECL Clock Input Interface**

The logic levels of 3.3V LVPECL and LVDS can exceed VIH max for the CLKIN/B pins. Therefore the LVPECL levels must be AC coupled to the differential input and the DC bias restored with external voltage dividers. A single table of bias

resistor values is provided below for both for 3.3V LVPECL and LVDS. Vbias can be VDDD,  $V_{DDOX}$  or any other available voltage at the receiver that is most conveniently accessible in layout.

![](_page_21_Figure_13.jpeg)

**CLKIN, CLKINB Input Driven by a 3.3V LVPECL Driver**

![](_page_22_Figure_2.jpeg)

**CLKIN, CLKINB Input Driven by an LVDS Driver**

### **Table 23:Bias Resistors for 3.3V LVPECL and LVDS Drive to CLKIN/B**

![](_page_22_Picture_174.jpeg)

## **2.5V Differential LVPECL Clock Input Interface**

The maximum DC 2.5V LVPECL voltage meets the VIH max CLKIN requirement. Therefore 2.5V LVPECL can be connected directly to the CLKIN terminals without AC coupling

![](_page_22_Figure_8.jpeg)

**CLKIN, CLKINB Input Driven by a 2.5V LVPECL Driver**

## **LVDS Driver Termination**

For a general LVDS interface, the recommended value for the termination impedance ( $Z_T$ ) is between 90 $\Omega$ . and 132 $\Omega$ . The actual value should be selected to match the differential impedance (Zo) of your transmission line. A typical point-to-point LVDS design uses a 100 $\Omega$  parallel resistor at the receiver and a 100 $\Omega$ . differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. The standard termination schematic as shown in figure *Standard Termination* or the termination of figure *Optional Termination* can be used, which uses a center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the Renesas LVDS output. If using a non-standard termination, it is recommended to contact Renesas and confirm that the termination will function as intended. For example, the LVDS outputs cannot be AC coupled by placing capacitors between the LVDS outputs and the 100 ohm shunt load. If AC coupling is required, the coupling caps must be placed between the 100 ohm shunt termination and the receiver. In this manner the termination of the LVDS output remains DC coupled

![](_page_23_Figure_5.jpeg)

## **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. The figure below show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.

![](_page_24_Figure_5.jpeg)

**3.3V LVPECL Output Termination (1)**

![](_page_24_Figure_7.jpeg)

**3.3V LVPECL Output Termination (2)**

## **Termination for 2.5V LVPECL Outputs**

Figures *2.5V LVPECL Driver Termination Example (1) and (2)* show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating 50 $\Omega$  to V<sub>DDO</sub> – 2V. For V $_{\text{DDO}}$  = 2.5V, the V $_{\text{DDO}}$  – 2V is very close to ground level. The R3 in Figure *2.5V LVPECL Driver Termination Example (3)* can be eliminated and the termination is shown in example (2).

![](_page_25_Figure_4.jpeg)

### **2.5V LVPECL Driver Termination Example (1)**

![](_page_25_Figure_6.jpeg)

**2.5V LVPECL Driver Termination Example (2)**

![](_page_25_Figure_8.jpeg)

**2.5V LVPECL Driver Termination Example (3)**

## **PCI Express Application Note**

PCI Express jitter analysis methodology models the system response to reference clock jitter. The block diagram below shows the most frequently used Common Clock Architecture in which a copy of the reference clock is provided to both ends of the PCI Express Link. In the jitter analysis, the transmit (Tx) and receive (Rx) serdes PLLs are modeled as well as the phase interpolator in the receiver. These transfer functions are called H1, H2, and H3 respectively. The overall system transfer function at the receiver is:

 $Ht(s) = H3(s) \times [H1(s) - H2(s)]$ 

The jitter spectrum seen by the receiver is the result of applying this system transfer function to the clock spectrum  $X(s)$  and is:

 $Y(s) = X(s) \times H3(s) \times [H1(s) - H2(s)]$ 

In order to generate time domain jitter numbers, an inverse Fourier Transform is performed on X(s)\*H3(s) \* [H1(s) -  $H2(s)$ ].

![](_page_26_Figure_8.jpeg)

#### **PCI Express Common Clock Architecture**

For PCI Express Gen 1, one transfer function is defined and the evaluation is performed over the entire spectrum: DC to Nyquist (e.g for a 100MHz reference clock: 0Hz – 50MHz) and the jitter result is reported in peak-peak.

![](_page_26_Figure_11.jpeg)

**PCIe Gen1 Magnitude of Transfer Function**

For PCI Express Gen2, two transfer functions are defined with 2 evaluation ranges and the final jitter number is reported in RMS. The two evaluation ranges for PCI Express Gen 2 are 10kHz – 1.5MHz (Low Band) and 1.5MHz – Nyquist (High Band). The plots show the individual transfer functions as well as the overall transfer function Ht.

![](_page_26_Figure_14.jpeg)

**PCIe Gen2A Magnitude of Transfer Function**

![](_page_26_Figure_16.jpeg)

**PCIe Gen2B Magnitude of Transfer Function**

For PCI Express Gen 3, one transfer function is defined and the evaluation is performed over the entire spectrum. The transfer function parameters are different from Gen 1 and the jitter result is reported in RMS.

![](_page_27_Figure_2.jpeg)

#### **PCIe Gen3 Magnitude of Transfer Function**

For a more thorough overview of PCI Express jitter analysis methodology, please refer to Renesas Application Note PCI Express Reference Clock Requirements.

### **Marking Diagram**

![](_page_27_Figure_6.jpeg)

- 1. Line 1 is the truncated part number.
- 2. "ddd" denotes dash code.
- 3. "YWW" is the last digit of the year and week that the part was assembled.
- 4. "\*\*" denotes sequential lot number.
- 5. "\$" denotes mark code.

# <span id="page-28-0"></span>**Standard Configurations**

### **Table 24: Common Features of 5P1103A001 Standard Configuration**

![](_page_28_Picture_231.jpeg)

## **Package Outline Drawings**

The package outline drawings are located at the end of this document and are accessible from the Renesas website (see Ordering Information for POD links). The package information is the most current data available and is subject to change without revision of this document.

## **Ordering Information**

![](_page_29_Picture_135.jpeg)

**Note: "ddd" denotes specific order codes.**

**"G" after the two-letter package code denotes Pb-Free configuration, RoHS compliant.**

## **Revision History**

![](_page_29_Picture_136.jpeg)

![](_page_30_Picture_0.jpeg)

### **Package Outline Drawing**

Package Code:NLG24P2 24-VFQFPN 4.0 x 4.0 x 0.9 mm Body, 0.5mm Pitch PSC-4192-02, Revision: 03, Date Created: Aug 1, 2022

![](_page_30_Figure_3.jpeg)

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www[.r](https://www.renesas.com)enesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com[/](https://www.renesas.com/contact-us)contact-us/.