

General Description

DA7280 is a linear resonant actuator (LRA) and eccentric rotating mass (ERM) haptic driver offering automatic closed-loop LRA resonant frequency tracking. The feature guarantees consistency across LRA production tolerances, operating temperature, aging, and mechanical coupling. DA7280 offers wideband operation that fully utilizes the capabilities of newer wideband and multi-directional LRAs.

The differential output drive architecture and continuous actuator motion sensing enable efficient, calibration-free playback and minimize software complexity. Featuring wake-up on General Purpose Input (GPI) sequence triggers and/or I²C activity, DA7280 automatically returns to a low quiescent current state (typically 0.36 µA) between playbacks. At only 20 % of the idle current of the nearest alternative solution, DA7280 significantly extends battery life in mobile systems.

To reduce system complexity, an integrated Waveform Memory allows haptic sequences to be preloaded to DA7280. Independent sequences can be triggered, with low-latency (0.75 ms), by up to three separate input pins without host interaction. Haptic sequences can also be streamed to DA7280 from an external source via I²C or pulse width modulated (PWM) signal.

DA7280 actively monitors the back electromotive force (BEMF) while continuously driving and applies closed-loop Active Acceleration and Rapid Stopping for sharper clicks and a higher fidelity user experience. This offers significant advantages over existing solutions that need to move into a high-impedance state during drive to measure the BEMF, which adds a considerable amount of inactive time to the sequence and lowers the effective click strength for a given LRA.

Key Features

- LRA or ERM drive capability
- Automatic LRA resonant frequency tracking
- Wideband LRA support
- I²C and PWM input streaming
- Low latency (0.75 ms) ^{[2}C/GPI wake-up from low power consumption IDLE state, $I₀ = 0.36$ µA
- Ultra-low latency (0.15 ms) wake-up from STANDBY state, $I_Q = 0.8$ mA
- Three GPI pins for triggering of up to six independent haptic sequences
- On-board Waveform Memory with amplitude, time, and frequency control
- Active Acceleration and Rapid Stop technology for high-fidelity haptic feedback
- Actuator diagnostics and fault handling
- No software requirements with embedded operation
- Differential PWM output drive
- Current driven system to deliver constant actuator power
- Configurable EMI suppression
- Automatic short circuit protection
- **Ultra-low power consumption,** $I_Q = 0.36 \mu A$ **,** with state retention in IDLE state
- Supply monitoring, reporting, and automatic output limiting
- Open- and closed-loop modes
- Custom wave drive support
- Small solution footprint requiring only one decoupling capacitor in both WLCSP and QFN

LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support

Applications

- Smartphones, wearables, and hearables
- Computer peripherals
- Gaming
- Automotive and industrial
- Virtual and augmented reality controllers
- Television remote control

 l^2C Only

GND

OUTM

OUTF

VDDIO VBAT

VDDIO VDD

SDA

SCL

CPI_0/PWM

GPI_1

GPI_1

GPI_1

CPI_2 OUTN

DA7280

SDA
SCL
nIRQ

ζ

Embedded Operation

GND

DA7280

SDA
SCL
nIRQ

External Boost up to 5.5V VBST

OUTN

OUT

LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support

System Diagrams

Figure 1: System Diagrams

LRA/ERM Haptic Driver with Multiple Input ENALISM Trapic Driver with Mattiple input
Triggers, Integrated Waveform Memory and
Wideband Support

Contents

Figures

Tables

**LRA/ERM Haptic Driver with Multiple Input ENANDRINI Hapite Briver With Manage Input
Triggers, Integrated Waveform Memory and
Wideband Support**

02-Mar-2022

Legal

NOTWITHSTANDING ANYTHING TO THE CONTRARY IN THIS DOCUMENT OR IN ANY OTHER AGREEMENT, CUSTOMER ACKNOWLEDGES THAT THE PRODUCTS ARE PROVIDED WITHOUT ANY WARRANTY OF NON-INFRINGEMENT, AND THAT IF ANY LICENSE OR RIGHT IS REQUIRED TO BE OBTAINED FROM ANY THIRD PARTY, THIS RESPONSIBILITY SHALL REST SOLELY WITH CUSTOMER.

Product Family

Table 1: DA728x Feature Comparison

LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support

1 Terms and Definitions

2 Block Diagram

Figure 2: DA7280 Block Diagram

LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support

3 Pinout

Figure 3: DA7280 Pinout Diagrams (Top View) for WLCSP (Left) and QFN (Right)

Table 2: Pin Description

Table 3: Pin Type Definition

4 Characteristics

4.1 Absolute Maximum Ratings

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, so functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification are not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Table 4: Absolute Maximum Ratings

4.2 Recommended Operating Conditions

Unless otherwise noted, the parameters listed in [Table 5](#page-10-4) are valid for $T_A = 25 \degree C$, $V_{DD} = 3.8 \text{ V}$, and $V_{DDIO} = 1.8 V.$

LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support

Note 1 During device operation V_{DDIO} must be ≤ V_{DD} if GPI_0, GPI_1, and GPI_2 are not grounded.

4.3 Electrical Characteristics

Unless otherwise noted, the parameters listed in [Table 6](#page-11-1) and [Table 7](#page-11-2) are valid for $T_A = 25 \degree C$, $V_{DD} = 3.8$ V, and $V_{DDIO} = 1.8$ V.

Table 6: Current Consumption

Table 7: Electrical Characteristics

Note 1 For operation up to 500 mA (instead of 250 mA), see Sectio[n 5.7.12.](#page-41-0)

Note 2 For operation outside this range, see Section [5.7.1.](#page-35-1)

4.4 Timing Characteristics

Unless otherwise noted, the parameters listed in [Table 8](#page-12-2) are valid for $T_A = 25 \degree C$, $V_{DD} = 3.8 \text{ V}$, and $V_{DDIO} = 1.8 V.$

Table 8: Timing Characteristics

Figure 4: I²C Interface Timing

LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support

Note 1 f_{SCL} maximum is 400 kHz at $V_{DDIO} \le 1.65$ V and 1000 kHz at $V_{DDIO} > 1.65$ V.

4.5 Thermal Characteristics

Table 10: WLCSP Thermal Ratings

Note 1 Multilayer JEDEC standard, still air, ambient temperature 25 °C, simulated value.

Note 1 Multilayer JEDEC standard, still air, ambient temperature 25 °C, simulated value.

5 Functional Description

DA7280 is a haptic driver capable of driving both LRA and ERM actuators. The power-optimized architecture and advanced closed-loop digital algorithms achieve a very high-fidelity haptic drive. It features frequency control within an onboard Waveform Memory and three distinct GPI inputs, for triggering up to six distinct sequences. This helps with emulating button pressing in many applications including gaming, mobile, and wearable devices.

The device controls the level of drive across the load and senses the movement of the actuator. The driven waveform is generated by a current regulated loop using a high-frequency PWM modulation. The differential output drive features a switching regulator architecture with H-bridge differential drive across the load at a frequency of 187.5 kHz. The drive level is based on the sequence from the data source selected by ^{[2}C interface, input PWM signal, or Waveform Memory.

DA7280 is capable of closed-loop actuator monitoring while driving to enable calibration-free playback, frequency tracking (LRA only), Active Acceleration, Rapid Stop, and actuator diagnostics.

Continuous resonant frequency tracking can be enabled while driving an LRA to track the mechanical resonance of the actuator through closed-loop control. This maximizes electrical to mechanical energy conversion efficiency for narrowband actuators and is especially useful in applications such as operating system notifications and alarms.

Resonant frequency tracking can be disabled to operate DA7280 in open-loop wideband frequency operation while driving LRAs with a wider bandwidth frequency response.

Active Acceleration and Rapid Stop features enable automated driving of both ERM and LRA loads (when frequency tracking is enabled). This reduces the time to reach the target acceleration level and the time for the actuator to come to a complete stop.

5.1 Features Description

Driving LRA and ERM Actuators

DA7280 can drive both ERMs and LRAs depending on the register configuration, see Section [5.6.2.](#page-26-0)

Automatic LRA Resonant Frequency Tracking

LRA resonant frequency shifts over time due to changing operating conditions, such as temperature or position, and manufacturing spread. LRAs are high-Q systems; if driven at a fixed frequency, the consequences are loss of electrical to mechanical energy conversion efficiency, weaker than nominal actuator acceleration output, and significant part-to-part variation in the end-product haptic feel. [Figure 5](#page-14-2) illustrates that if the drive frequency is fixed, for example at 200 Hz, frequency variation in the resonant peak of only 10 Hz can result in a loss of 50 % of the output acceleration.

Figure 5: LRA Output Acceleration Swept in Frequency with Constant Power Input Signal

For a consistent user experience, DA7280 automatically locks onto and tracks the resonant frequency of the LRA through active BEMF sensing and closed-loop digital control. This ensures optimal output acceleration on every individual LRA throughout its lifetime and consistent part-to-part haptic feedback in the end product, see Section [5.3.](#page-23-0)

Wideband LRA Support

Wideband LRAs respond across a frequency range typically several times wider than narrowband ones, as demonstrated in [Figure 6,](#page-15-0) and can be used in combination with DA7280 to a create richer haptic feedback experience by utilizing the increased vibrational frequency range, see Section [5.5.](#page-25-0)

Figure 6: Narrowband and Wideband LRA Response across Frequency

Dual mode actuators (DMA) consist of two modes of vibration in different axes around different resonance points, depending on actuator construction. The two resonant points, wide response frequency, and different direction of vibration allow immersive gaming experience with multiple unique feedback effects. Figure 8 shows a typical DMA response, vibration in the y-axis occurs if the DMA is driven at 100 Hz and vibration in the x-axis occurs if the DMA is driven at 200 Hz.

Figure 7: Dual Mode LRA Response across Frequency

The ability of DA7280 to control the frequency (25 Hz to 1000 Hz) and amplitude of the drive over time as well as the type of output wave allows the use of wideband sequences fully utilizing the capabilities of wideband and dual mode actuators for creating a richer user experience, see Section [5.7.5.](#page-36-1) Example use cases in DMAs are excitation of both resonant peaks simultaneously for maximum perceptible vibration or distinct single-frequency event-signaling clicks at different resonant frequencies and physical directions. Both DMAs and wideband LRAs can also be used to augment user audio experience by playing audio-derived haptic sequences over their useful frequency operating range.

DA7280 supports all of the above use cases and drives wideband LRAs via I²C or wideband Waveform Memory sequences triggered by I²C or GPIs. The output drive can be configured as either square wave, sine wave, or custom wave to create different end effects, see Section [5.7.6.](#page-37-1)

Usually, LRA resonant frequency tracking is disabled during wideband operation. However, it can be enabled to either locate the resonant peak of wideband actuators, or to operate at a selected DMA resonance point and achieve the maximum possible actuator acceleration for a set input power, see Section [5.3](#page-23-0) and Section [5.7.1.](#page-35-1)

I ²C and PWM Input Streaming

Haptic playback data can be streamed externally either via I²C direct register override or from a PWM data source, see Section [5.2.2.](#page-19-2) The external input data PWM frequency is independent of the output PWM signal frequency driven to the actuator. The input PWM signal is low-pass filtered to create a varying DC level that is the envelope for the drive across the actuator.

Low Latency I²C/GPI Wake-Up from IDLE State

The device supports low latency (0.75 ms) wake-up from IDLE state, which is the lowest power state (typically 0.36 μ A from V_{DD}). Wake-up is triggered by either GPI or I²C activity. I²C is fully functional in all modes including IDLE state and DA7280 retains register settings in all modes, see Section [5.2.1.](#page-18-1)

Three GPI Sequence Triggers for up to Six Independent Haptic Responses

DA7280 supports up to three GPI inputs which can be used to trigger low-latency playback of up to six distinct sequences from IDLE state, see Section [5.2.7.](#page-22-0) Triggering is activated on events caused by rising or falling edges, or both. The sequence playback is configurable and a GPI can be associated with either one or two sequences. In the second case, odd events trigger one sequence, while even events another.

On-Board Waveform Memory with Amplitude, Time, and Frequency Control

DA7280 contains 100 bytes of highly optimized on-board Waveform Memory for user programmable haptic sequences, see Section [5.8.](#page-43-0) The Dialog Semiconductor specific format allows control of not only amplitude and time, but also frequency during the playback of a haptic sequence. This is specifically intended for use with wideband and dual mode actuators to create a richer user experience.

Active Acceleration and Rapid Stop for High-Fidelity Haptic Feedback

By measuring and responding to the BEMF of the actuator, DA7280 supports Active Acceleration which improves actuator response both when increasing and decreasing drive amplitude by overdriving or underdriving relative to the desired drive level. Similarly, Rapid Stop minimizes the time needed for the actuator to come to a complete stop by driving against the direction of actuator movement. These two features enable a high-fidelity haptic response of the actuator and improve on its inherent physical performance and mechanical time constant, see Section [5.4.](#page-23-1)

Continuous Actuator Diagnostics and Fault Handling

DA7280 monitors the actuator impedance at the start of each haptic sequence. The value of the impedance can be read back from a dedicated register, see Section [5.7.3.](#page-36-2) In addition, impedance, BEMF, and resonant frequency faults are flagged with automatic shutdown and notification via the nIRQ pin, see Section [5.6.6.](#page-34-1)

No Software Requirements with Embedded Operation

The device can function in a stand-alone embedded operation where no host action is needed to clear generated faults and the device will attempt to drive on each request. This also allows operation in GPI trigger mode without the need for a host device or host communication, see Section [5.7.7.](#page-38-1) Note that initial download of sequences to the device is still required. Once loaded, the Waveform Memory is retained in all states as long as the supply does not drop below the PoR threshold.

Differential Output Drive

DA7280 includes a full H-bridge differential output PWM drive that has the advantage of maximizing the power delivered to the LRA from a given supply and allows braking of DC motors by reversing voltage polarity. This doubles the voltage swing across the actuator and significantly increases system efficiency relative to a single transistor/LDO solution in legacy ERM or LRA applications.

Current Driven System

The device outputs regulated current, rather than voltage, which allows BEMF tracking without the need to stop driving to sense the BEMF. This maximizes power delivery to the actuator per unit time when compared to voltage driven solutions, resulting in shorter and sharper haptic clicks. In addition, constant current drive provides constant force into an actuator independently of the BEMF amplitude.

Configurable EMI Suppression

Switching node edge rate control (ERC) on the OUTP and OUTN pins reduces electromagnetic interference (EMI) and electrical interference via capacitive coupling in the end application, see Section [5.7.11.](#page-41-1) This eliminates any need for resistor-capacitor (RC) or ferrite bead filtering of the outputs, which offers a lower-cost bill of materials when using DA7280. Programmability of the ERC also gives DA7280 a distinct advantage over competing solutions as it helps fine-tune a system without any PCB modifications.

Automatic Short Circuit Protection

Automatic low-latency short circuit protection detects shorts on the OUTP and OUTN pins to supply, ground, or between OUTP and OUTN, and protects DA7280 by forcing the H-bridge into a highimpedance state, see Section [5.6.6.](#page-34-1)

Ultra-Low Power Consumption with State Retention

In IDLE state, DA7280 has an ultra-low current consumption from the power supply at typically 0.36 µA with a time to output of 0.75 ms. DA7280 returns automatically to IDLE after completing playback, keeps its internal state, and is available for I²C communications, see Section [5.2.1.](#page-18-1)

Ultra-Low Latency in STANDBY State

In STANDBY state, the time to output is 0.15 ms with current consumption of typically 0.8 mA, see Section [5.2.1.](#page-18-1)

Supply Monitoring, Reporting, and Automatic Output Limiting

DA7280 monitors the power supply voltage level and adjusts the drive voltage accordingly, so that the output does not clip to the supply voltage. This feature guarantees controlled output allowing continued resonant frequency tracking and Active Acceleration/Rapid Stop functionality even when the device is operating under low power supply conditions or heavy battery load. Supply voltage can be read back by the host from a dedicated register, see Section [5.7.13.](#page-41-2)

Open- and Closed-Loop Modes

DA7280 can be configured in either open- or closed-loop mode. In open-loop mode any actuator BEMF monitoring is disabled and the device works as a simple current based drive without any autoadjustment on the drive period or amplitude. This is useful in wideband LRA playback. In closed-loop mode, the user can optionally turn on the frequency tracking, Active Acceleration, Rapid Stop, and amplitude control features, see Section [5.7.5](#page-36-1) and Section [5.7.6.](#page-37-1)

Open-Loop Sine/Custom Wave Drive Support

In open-loop operation DA7280 can be configured to drive the actuator with a non-square wave signal. This improves the electrical efficiency, reduces audibility in some actuators, and allows simultaneous drive of multiple resonant points in DMAs. The exact shape of the output waveform can be configured via dedicated registers with the default set to a sine wave, see Section [5.7.6.](#page-37-1)

Small Solution Footprint

Available in an ultra-small 1.35 mm x 1.75 mm, 0.4 mm pitch, 0.545 mm height, 3 x 4 WLCSP, or a 3.0 mm x 3.0 mm, 0.65 mm pitch, 0.78 mm height, 12 lead QFN package, DA7280 minimizes the required PCB size and overall solution cost. In the typical application case, only a single 100 nF decoupling capacitor is required. See Section [9](#page-78-1) and Section [10.](#page-79-0)

Additional Features

DA7280 also features:

- A temperature and supply stable $(\pm 1.5 \%)$ internal oscillator which guarantees consistent haptic playback in the frequency domain over a wide range of operating conditions.
- Automatic over-temperature warning and shutdown capability.
- Low pad leakage current (typ. < 50 nA, for all pads combined).
- Low idle current from VDDIO (typ. 130 nA at 1.8 V).
- \bullet I²C operation down to V_{DDIO} = 1.35 V
- Output PWM frequency, at 187.5 kHz, is 167.5 kHz away from the audio band and at a non-audio sample rate multiple. This prevents audible fold back via supply disturbance common in nearaudio-band switching haptic drivers.
- Easy to use Dialog SmartCanvas™ GUI with a user tab for fast device setup without the need to directly interact with registers and an intuitive graphical environment for Waveform Memory editing and visualization.

5.2 Functional Modes

5.2.1 System States

DA7280 features IDLE and STANDBY states ensuring lowest power consumption and lowest startup latency in different operating conditions. In addition, when any fault is detected, the device returns directly to the IDLE state. [Figure 8](#page-19-0) shows the device states and the transitions into and out of each state.

When a power supply is applied, DA7280 loads the register default settings. Once BOOT is complete, DA7280 remains in the IDLE state and awaits further I²C communication.

DA7280 enters the DRIVE state when playback of a haptic sequence begins. There are several different operating modes for playback, see Section [5.2.2.](#page-19-2)

On completion of playback, DA7280 leaves DRIVE state and returns either to IDLE state (for low power consumption) or STANDBY state (for low latency-to-drive). This is configured using STANDBY_EN.

If a fault condition occurs, DA7280 returns to the IDLE state, see Section [5.6.6.](#page-34-1)

5.2.2 Operating Modes

DA7280 offers multiple operating modes for use in different applications and to minimize power consumption, see [Table 12.](#page-19-1)

5.2.3 Inactive Mode

DA7280 can be configured to automatically return to IDLE state (for lower IQ) or STANDBY state (for minimized latency) after completion of playback, see Section $5.2.1$. In both states the register contents are retained. DA7280 remains in Inactive mode until it receives a playback request via either the GPI pins or ¹²C (providing any faults in the fault registers have been cleared, see Section [5.6.6\)](#page-34-1).

In the event of a fault the system will automatically return to the IDLE state, see Section [5.6.6.](#page-34-1)

5.2.4 Direct Register Override Mode

In DRO mode haptic sequences are streamed to DA7280 via I ²C input. The drive level of the output is set via OVERRIDE_VAL. For optimal start-up timing, update OVERRIDE_VAL before setting OPERATION_MODE = 1. OVERRIDE_VAL is treated as a two's complement proportional value where:

If ACCELERATION_EN = 1, the output drive level is equal to the value in OVERRIDE_VAL multiplied by the voltage stored in ACTUATOR_NOMMAX. OVERRIDE_VAL is interpreted as a proportion between 0 % (0x00) and 100 % (0x7F). The range from 0xFF to 0x80 is not used, see [Figure](#page-51-1) 30. If enabled, the automatic Active Acceleration and Rapid Stop features will take the output up to the voltage in ACTUATOR_ABSMAX and/or reverse the drive level to be negative during level transitions, but in steady state the value will always scale to the voltage in ACTUATOR_NOMMAX.

If ACCELERATION $EN = 0$, the output drive level is equal to the value in OVERRIDE VAL multiplied by the voltage stored in ACTUATOR_ABSMAX. In this case OVERRIDE_VAL is interpreted as a proportion between -100% (0x80) and 100% (0x7F), see [Figure](#page-52-0) 31. When DA7280 is set up to drive an ERM, the negative value represents a change in drive voltage polarity, while for an LRA it represents a phase shift of 180° in the drive signal. Negative drive can be used to speed up output acceleration level changes without the use of the Active Acceleration and Rapid Stop. Note that in the ACCELERATION EN = 0 case Rapid Stop can still be enabled if an automatic stop to zero actuator acceleration is required.

Note: The output amplitude updates at twice the LRA frequency (when the differential voltage across the LRA crosses zero), therefore input changes more frequent than this are not required as sampling occurs only around a zero cross. Since the I²C is asynchronous to the output drive, updates to OVERRIDE_VAL will have a one LRA half-period of uncertainty before propagating to the output. Synchronization of OVERRIDE VAL updates to the half period is possible via software by looking at the POLARITY register and updating the output drive level, see Section [5.7.8.](#page-38-2)

When driving a wideband LRA in DRO mode, resonant frequency tracking can be turned off. This enables wideband operation and two-dimensional effects using DMAs, see Sections [5.7.5](#page-36-1) and [5.7.6.](#page-37-1)

During playback, if a value written to OVERRIDE VAL results in the output driving strength being maintained at 0 %, DA7280 will disable its output stage to save power. Drive is re-enabled automatically, with one LRA half-period delay, when a non-zero OVERRIDE_VAL value I²C input is received.

5.2.5 Pulse Width Modulation Mode

PWM mode is used to stream haptic sequences to DA7280 via the GPI_0/PWM input pin where the output drive level is determined by the duty cycle of the PWM signal. For optimal start-up timing, the PWM input signal needs to be provided before setting OPERATION_MODE = 2. The PWM duty cycle can be interpreted in two ways as follows:

If ACCELERATION $EN = 1$, the output drive level is equal to the input signal duty cycle multiplied by the voltage stored in ACTUATOR_NOMMAX. In this case the duty cycle is interpreted as a proportion between 0 % and 100 %, see [Figure](#page-51-1) 30. The automatic Active Acceleration and Rapid Stop (if enabled) features will take the output up to the voltage in ACTUATOR_ABSMAX and/or reverse the drive level to be negative during level transitions, but in steady state the final value will always scale to the voltage in ACTUATOR_NOMMAX.

If ACCELERATION $EN = 0$, the output drive level is equal to the input signal duty cycle multiplied by the voltage stored in ACTUATOR ABSMAX. In this case the duty cycle is interpreted as a proportion between -100 % and 100 % where 50 % duty cycle is 0 %, see [Figure](#page-52-0) 31. When DA7280 is set up to drive an ERM, the negative value represents a change in drive voltage polarity, while for an LRA it represents a phase shift of 180° in the drive signal. Negative drive can be used to speed up output acceleration level changes without the use of the Active Acceleration and Rapid Stop. Note that in the ACCELERATION EN = 0 case Rapid Stop can still be enabled if an automatic stop to zero actuator acceleration is required.

Note: The output PWM frequency is always independent of the PWM input frequency regardless of whether frequency tracking is enabled or disabled. To maximize accuracy and minimize power consumption and noise, it is best to keep the input PWM frequency as low as possible.

The PWM demodulator is rising edge sensitive. The minimum duty cycle that can be used to create the drive level can be configured in FULL_BRAKE_THR; any duty cycle below that value will produce a 0 % drive level.

During playback streaming in PWM mode, if a 0 % drive level is maintained by applying a 0 % (or 50 % if Active Acceleration is disabled) duty cycle PWM input, the DA7280 output stage is disabled to save power. Drive is re-enabled automatically, with one LRA half-period delay, when the duty cycle forces the drive level to be greater than 0 %.

Figure 9: Example PWM Inputs with ACCELERATION_EN = 0

Note the 180° phase difference between driving > 50 % and < 50 %.

5.2.6 Register Triggered Waveform Memory Mode

If sequence consistency or ^{[2}C bus availability is a concern, register triggered waveform memory mode (RTWM) mode can be used to play back previously defined sequences from the Waveform Memory, see Section [5.8,](#page-43-0) via I²C register trigger only. Enter this mode by setting OPERATION_MODE = 3.

5.2.6.1 I ²C Triggering and Sequence Looping

Sequence selection is done via PS_SEQ_ID with the additional option to loop the sequence up to 16 times using PS_SEQ_LOOP. To trigger a sequence, set SEQ_START = 1. Once a sequence completes, the event is reported by dropping the nIRQ pin low and signaling via SEQ_DONE_M.

To repeat a sequence immediately following completion of playback, set SEQ CONTINUE = 1.

5.2.7 Edge Triggered Waveform Memory Mode

If there is no host available, or for minimal host interaction, edge triggered waveform memory mode (ETWM) mode can be used to play back a previously defined sequences from the Waveform Memory, see Section [5.8,](#page-43-0) via external GPI edge trigger or also via I²C trigger, as in RTWM mode. The ETWM is also useful if deterministic timing is required without reliance on the I²C bus.

Each of the GPI_0, GPI_1 and GPI_2 pins can be independently configured and will react according to the setting in GPIx_POLARITY as follows:

- \bullet Rising edge trigger, GPIx POLARITY = 0: only a rising GPI edge creates an event that triggers a pre-programmed sequence.
- Falling edge trigger, GPIx POLARITY = 1: only a falling GPI edge creates an event that triggers a pre-programmed sequence.
- Rising and falling edge trigger, $GPIx_POLARITY = 2$: both edges create events that trigger a preprogrammed sequence.

Any event received during playback from any GPI after the initial GPI trigger event will result in a sequence stop.

- There are two ways of reacting to a GPI event based on GPIx_MODE:
- Single sequence, GPIx $MODE = 0$: no matter how many times a particular GPI is triggered, it will play the sequence located at GPIx_SEQUENCE_ID.
- Multi-sequence, GPIx_MODE = 1: odd GPI events trigger the sequence at GPIx_SEQUENCE_ID, while even GPI events trigger the sequence located at the value of GPIx_SEQUENCE_ID + 1 bit.

In ETWM mode, a maximum of six different sequences can be configured (two per GPI, when multisequence mode is enabled). The desired haptic sequence for each GPI must be set by programming GPIx_SEQUENCE_ID.

Once a sequence has finished playing, a signal is sent via the nIRQ pin and DA7280 automatically returns to IDLE state, assuming $STANDBY$ $EN = 0$, to await the next trigger event.

Sequence looping operates in the same way as RTWM mode, see Section [5.2.6.1.](#page-22-1)

5.3 Resonant Frequency Tracking

LRAs are high-Q systems that have to be driven exactly at resonance to achieve maximum possible output acceleration. DA7280 supports continuous resonant frequency tracking via BEMF sensing during playback to achieve optimum LRA acceleration output across manufacturing spread, operating temperature range, external damping, and actuator aging.

When the FREQ_TRACK_EN is high, a digital resonant frequency tracking loop locks onto the LRA resonant frequency in real time by adjusting the drive period. This ensures that the actuator is always driven at the optimum frequency for the highest efficiency electrical to mechanical energy conversion. The loop range of 50 Hz to 300 Hz covers existing narrowband LRAs; typical resonant frequency lock accuracy is 0.5 Hz.

To increase absolute accuracy of the lock during playback, D7280 supports automatic scaling of the frequency tracking controller gain. The feature is enabled via FREQ_TRACKING_AUTO_ADJ and becomes active after the device has achieved initial lock, see Section [5.7.1.](#page-35-1)

The resonant frequency tracking algorithm is designed to converge to the correct value from up to 25 % offset between the initial nominal datasheet value and the actual resonant frequency. This range is conservative in order to prevent unwanted behavior. A fault will trigger if the actuator resonant frequency is outside the 50 Hz to 300 Hz range. To block these two features, set FREQ TRACKING FORCE ON = 1, see Section $5.7.1$.

5.4 Active Acceleration and Rapid Stop

Mechanical systems such as LRAs and ERMs accelerate and decelerate exponentially and the time between transitions (for example from stopping of the drive signal to the actuator coming to a complete rest) can be perceptibly slow for the user. DA7280 features Active Acceleration and Rapid Stop to overcome this latency, which enables stronger clicks and a higher fidelity playback in both LRAs and ERMs. This capability offers a distinct advantage over legacy systems, which do not sense BEMF, because it allows the use of cheaper, slower response time actuators while keeping haptic effects crisp.

Active Acceleration employs relative drive architecture based on BEMF sensing, which enables temporary overdrive on all level changes reducing the time required to achieve a target drive level. The DA7280 Active Acceleration algorithm does not require dedicated calibration procedures and enables accurate overdrive and underdrive throughout the lifetime of an actuator. The feature removes the need for a separate calibration sequence to determine the correct overdrive duration, see [Figure 10](#page-24-0) and [Figure 11.](#page-24-1)

Enabling Active Acceleration typically reduces the time to achieve the target drive level by a factor of two on sequence level changes. The Rapid Stop feature typically reduces the time to achieve a zero drive level by a factor of three when enabled. [Figure 10](#page-24-0) shows a drive sequence without the features enabled and [Figure 11](#page-24-1) illustrates the reduced time to target when Active Acceleration and Rapid Stop are enabled.

Note: The Active Acceleration and Rapid Stop features require frequency tracking to be enabled.

[Figure 12](#page-25-2) demonstrates the system with an actual LRA for an equivalent duration sequence without and with the Active Acceleration and Rapid Stop features. The nominal actuator acceleration is achieved faster and the stopping time is reduced by a factor of approximately eight.

Active Acceleration and Rapid Stop are enabled using ACCELERATION_EN and RAPID_STOP_EN.

Figure 12: Simple Drive (Top) versus Active Acceleration and Rapid Stop Enabled (Bottom)

5.5 Wideband Frequency Control

DA7280 can be configured for wideband LRA support in DRO, RTWM, and ETWM modes. This allows an actuator to be driven outside of resonance to create a richer user experience. In this mode frequency tracking, Active Acceleration, and Rapid Stop features should be disabled. The accessible frequency range becomes 25 Hz to 1000 Hz. After configuring the device, see Section [5.6,](#page-25-1) the following applies:

In DRO mode, streaming is as described in Section [5.2.4.](#page-20-0) To change output frequency, a new value is uploaded to LRA_PER_H and LRA_PER_L.

In RTWM or ETWM modes, the frequency information is encoded into the frames of a sequence, see Section [5.8.3.](#page-46-2) For information on sequence playback, see Section [5.6.](#page-25-1) If a repeatable frequency is required at the start of a sequence, the first frame of a sequence must contain frequency information.

5.6 Device Configuration and Playback

Minimal one-time setup is required to drive any given actuator. This consists of setting the chosen actuator type with its key parameters and selecting the drive mode. The Dialog SmartCanvas GUI automatically calculates the values required and sets the registers based on the entered actuator

LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support

datasheet parameters. If the Dialog SmartCanvas GUI is not used, follow the steps outlined in this section.

5.6.1 Boot

DA7280 comes out of reset when a power supply is provided to the device and boots for 1.5 ms. This is followed by entry to the Inactive mode where the device is kept in its lowest power state.

5.6.2 Actuator Setup

The following setup procedure needs to be observed to program DA7280 to work with a specific actuator:

- 1. Choose the correct actuator type using ACTUATOR_TYPE, $0 = LRA$ and $1 = ERM$.
- 2. Choose the correct nominal maximum voltage across the actuator by checking the actuator datasheet for the maximum allowed RMS voltage and writing the value to ACTUATOR_NOMMAX. The allowable range is between 0 \bar{V} and 6 V in 23.4 mV steps. The ACTUATOR_NOMMAX setting can be calculated using the following formula:

$$
ACTUATOR_NOMMAX[7:0] = \frac{V_{actuator_nommax}}{23.4 \times 10^{-3}}
$$
 (1)

3. Choose the correct absolute maximum peak voltage across the actuator by checking the actuator datasheet and writing the value to ACTUATOR_ABSMAX. The allowable range is between 0 V and 6 V in 23.4 mV steps. The ACTUATOR_ABSMAX value can be calculated using the following formula:

$$
ACTUATOR_ABSMAX[7:0] = \frac{V_{actuator_absmax}}{23.4 \times 10^{-3}}
$$
 (2)

4. Program the IMAX value (in units of mA) for the actuator using the following formula:

$$
IMAX[4:0] = \frac{I_{\text{max_actuator_mA} - 28.6}}{7.2}
$$
 (3)

- where I_{max actuator mA is the actuator max rated current in mA, as listed in its datasheet. Note that in general this should slightly exceed the ACTUATOR_ABSMAX voltage divided by the actuator impedance.
- 5. Program the impedance of the actuator by checking the actuator datasheet and calculating the values for V2I_FACTOR_H and V2I_FACTOR_L using the following formulae:

$$
V2I_FACTOR[15:0] = \frac{Z \times (IMAX[4:0] + 4)}{1.6104}
$$
 (4)

$$
V2I_FACTOR_H[7:0] = \frac{V2I_FACTOR[15:0] - V2I_FACTOR_L[7:0]}{256}
$$
 (5)

$$
V2I_FACTOR_L[7:0] = V2I_FACTOR[15:0] - 256 \times V2I_FACTOR_H[7:0]
$$
 (6)

- Where V2I_FACTOR[15:0] is the 16-bit concatenation of V2I_FACTOR_H[7:0] and V2I FACTOR L[7:0], Z is the impedance of the actuator in $Ω$ (as read from its datasheet), and IMAX[4:0] is the 5-bit value of IMAX.
- 6. Program the LRA resonant frequency in terms of period by updating LRA_PER_H and LRA_PER_L based on the following formula:

$$
LRA_PER[14:0] = \frac{1}{LRA_{freq} \times 1333.32 \times 10^{-9}}
$$
 (7)

RENESAS

LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support

$$
LRA_PER_H[7:0] = \frac{LRA_PER[14:0] - LRA_PER_L[6:0]}{128}
$$
 (8)

$$
LRA_{\text{PER}_\text{L}}[6:0] = LRA_{\text{PER}}[14:0] - 128 \times LRA_{\text{PER}_\text{H}}[7:0] \tag{9}
$$

 $-$ Where LRA $_{\text{freq}}$ represents the LRA resonant frequency in Hz, as listed in the actuator datasheet.

Note: For ERM this value will signify the frequency of BEMF sensing; if more frequent updates are required, the value can be increased up to 300 Hz.

For driving coin ERMs, see Section [5.7.18.](#page-42-1)

5.6.3 Automatic Output Control

DA7280 has several automatic control loops and mechanisms to ensure excellent playback fidelity and easy actuator setup:

- Automatic frequency tracking this feature allows resonant frequency tracking during playback and is enabled via FREQ_TRACK_EN. Frequency tracking must be enabled to use the Active Acceleration and Rapid Stop features. For fine-tuning the frequency tracking loop, see Section [5.7.1.](#page-35-1)
- Active Acceleration this feature improves playback fidelity by overdriving and underdriving the actuator to allow faster transitions between acceleration levels. This improves on the inherent actuator mechanical time constant. To enable Active acceleration set ACCELERATION $EN = 1$. Note that the input data is interpreted as either unsigned (ACCELERATION $EN = 0$) or signed (ACCELERATION $EN = 1$). For more detail on data formatting, see Section [5.9.](#page-51-0)
- Rapid Stop this is a mechanism to allow the fastest possible stop to zero acceleration output for the actuator. DA7280 achieves this by driving in full reverse the actuator by applying a 180° phase shift in the case of an LRA or inverting the voltage across the actuator in the case of an ERM actuator. For fine-tuning the Rapid Stop feature, see Section [5.7.2.](#page-35-2)

5.6.4 Waveform Memory Setup

The Waveform Memory is initially empty. The user can create any set of haptic sequences by following the Waveform Memory format described in Section [5.8.](#page-43-0) For ease of use, the Dialog SmartCanvas GUI also provides a graphical tool to create sequences. The sequences can then be uploaded to the DA7280 Waveform Memory by going through the following steps:

- 1. Ensure that DA7280 is in Inactive mode (no playback ongoing and at least 1.5 ms have passed since cold boot).
- 2. Ensure the Waveform Memory is unlocked, set WAV_MEM_LOCK = 1.
- 3. Read back the location of SNP_MEM_0 by checking WAV_MEM_BASE_ADDR.
- 4. Write the new contents of the Waveform Memory by starting from SNP_MEM_0.
- 5. If desired, re-lock the Waveform Memory, set WAV MEM LOCK = 0 .

Once the DA7280 Waveform Memory is configured, it is retained until a power-on reset event. The host can update the Waveform Memory as many times as needed during the lifetime of the device.

5.6.5 Mode Configuration

Set OPERATION MODE according to the operating mode to be used. The device configuration flow is different for each operating mode. Sections [5.6.5.1](#page-28-0) to [5.6.5.5](#page-31-1) explain how to set up and operate the device in each of the operating modes.

LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support

5.6.5.1 Inactive Mode

In Inactive mode, DA7280 waits in a low-power state in between playback events. For more details on power and latency trade-offs see Sections [5.2.1](#page-18-1) and [5.2.3.](#page-20-1)

- 1. Set OPERATION $MODE = 0$ for DA7280 to go to Inactive mode.
- 2. Configure STANDBY_EN to return to IDLE or STANDBY state after playback has finished.

5.6.5.2 Direct Register Override (DRO) Mode

[Figure 13](#page-29-0) shows how to operate the device in DRO mode.

- 1. Starting from either the IDLE or STANDBY state, write the initial drive amplitude of the haptic sequence to OVERRIDE_VAL.
- 2. When ready to begin playback, set OPERATION $MODE = 1$. The output will begin switching after approximately 0.75 ms.
- 3. While in the DRIVE state, write to OVERRIDE_VAL to drive a new amplitude and create the desired envelope of the haptic sequence. If OVERRIDE_VAL = 0 during the DRIVE state, DA7280 will disable its output stage, but remain in a low latency-to-drive state and wait for further updates to OVERRIDE_VAL.
- 4. To stop driving set OPERATION_MODE = 0. DA7280 returns to either the IDLE or STANDBY state, depending on the value of STANDBY EN.

Note: The allowable range of values written to OVERRIDE_VAL depends on whether ACCELERATION EN is set to 1 or 0. If ACCELERATION EN = 1 then the usable range for OVERRIDE VAL is 0x00 to 0x7F. If ACCELERATION $EN = 0$ then the usable range for OVERRIDE_VAL is 0x00 to 0xFF in two's complement. For further explanation, see [Figure](#page-51-1) 30 and [Figure](#page-52-0) 31.

Figure 13: Operation in DRO Mode

5.6.5.3 PWM Mode

[Figure 14](#page-30-0) shows how to operate the device in PWM mode.

- 1. Starting from either the IDLE or STANDBY state, apply a PWM signal to the GPI_0/PWM pin.
- 2. When ready to begin playback, set OPERATION_MODE = 2. The output will begin switching after approximately 0.75 ms with a drive amplitude proportional to the duty cycle of the incoming PWM signal.
- 3. While in the DRIVE state, update the duty cycle of the PWM signal to drive a new amplitude level and create the desired envelope of the haptic sequence. If the duty cycle of the PWM signal falls below the threshold set by FULL_BRAKE_THR, it is interpreted as a zero output drive level.
- 4. In order to stop driving, set OPERATION MODE = 0. DA7280 will return to either the IDLE or STANDBY state depending on the value of STANDBY EN.

Note: The duty cycle of the PWM signal is interpreted differently depending on the value of ACCELERATION EN. If ACCELERATION EN = 1, then zero drive corresponds to 50 % duty cycle \pm FULL_BRAKE_THR. If ACCELERATION_EN = 0, then zero drive corresponds to 0 % duty cycle + FULL_BRAKE_THR. For further explanation, see [Figure](#page-52-0) 30 and Figure 31.

Figure 14: Operation in PWM Mode

5.6.5.4 Register Triggered Waveform Memory (RTWM) Mode

The following registers should be set up prior to operation in RTWM mode:

- Set FREQ_WAVEFORM_TIMEBASE according to the minimum or maximum sequence timebase required.
- Set SNP_MEM_x (where $x = 0$ to 99), see Section [5.8.](#page-43-0)
- If custom waveform sequences are required, see Section [5.7.5.](#page-36-1)
- Set WAV_MEM_LOCK = 0 to prohibit access to the waveform memory if required.

[Figure 15](#page-31-0) shows how to operate the device in RTWM mode.

- 1. While in the IDLE or STANDBY state, configure PS_SEQ_ID and PS_SEQ_LOOP to select the desired sequence from Waveform Memory.
- 2. For first-time playback, set OPERATION MODE = 3. On subsequent sequence playbacks, this step can be skipped (if OPERATION_MODE = 3). The haptic sequence will not begin playing until a start event is created by setting $SEQ_START = 1$.

- 3. While in the DRIVE state, set SEQ_CONTINUE = 1 to repeat the sequence.
- 4. When the haptic sequence is completed, DA7280 will signal this by setting nIRQ = 0 and setting SEQ DONE $M = 1$. DA7280 will then return to IDLE or STANDBY state, depending on the value of STANDBY_EN.
- 5. Clear the nIRQ and SEQ_DONE_M signals, set SEQ_DONE_M =1.

At any time during operation in RTWM mode, set OPERATION_MODE or SEQ_START = 0 to return to the IDLE or STANDBY state.

5.6.5.5 Edge Triggered Waveform Memory (ETWM) Mode

The following registers should be set up prior to operation in ETWM mode:

- Set SNP MEM x (where $x = 0$ to 99), see Section [5.8.](#page-43-0)
- Set FREQ_WAVEFORM_TIMEBASE according to the minimum or maximum sequence timebase required.
- If custom waveform sequences are required, see Section [5.7.5.](#page-36-1)
- \bullet Set WAV_MEM_LOCK = 0 to prohibit access to the waveform memory if required.

[Figure 16](#page-33-0) shows how to operate the device in ETWM mode.

1. Before first-time playback, set GPIx_SEQUENCE_ID, GPI_x_MODE, and GPIx_POLARITY, see Section [5.2.7.](#page-22-0) These bits determine which sequence each of the GPI pins points to, whether they trigger single or multiple sequences, and whether they react to rising, falling, or both edges.

LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support

- 2. Set PS_SEQ_ID and PS_SEQ_LOOP to select the sequence to play from Waveform Memory when a start event is created via writing to I²C (SEQ_START). **Note:** If this has already been done, then this step can be skipped.
- 3. Set OPERATION MODE = 4. On subsequent sequence playbacks, this step can be skipped (if OPERATION_MODE = 4). Haptic sequences will not begin playing until a start event is detected either by an edge on one of the GPI pins, or by setting SEQ $START = 1$ via I²C.
- 4. While in the DRIVE state, set SEQ CONTINUE = 1 to repeat the sequence.
- 5. When the haptic sequence is completed, DA7280 will signal this by setting nIRQ = 0 and setting SEQ DONE $= 1$. DA7280 will then return to IDLE or STANDBY state, depending on the value of the STANDBY_EN.
- 6. Clear the nIRQ and SEQ_DONE_M signals by setting SEQ_DONE_M = 0 via l^2C .

At any time during operation in ETWM mode, set OPERATION_MODE or SEQ_START = 0 to return to IDLE or STANDBY state.

Figure 16: Operation in ETWM Mode

5.6.6 Events and Diagnostics

DA7280 supports a comprehensive system for device, supply, and actuator diagnostics based on faults, warnings, and notifications. Faults return DA7280 to IDLE state and hold the system in IDLE until cleared, while warnings and notifications are used for host information only. If events are generated, the host is notified by the open-drain nIRQ pin pulling low.

A single IRQ_EVENT1 byte containing all faults is presented to the host for simplified signaling. Warnings are reported via IRQ_EVENT_WARNING_DIAG and input data faults via IRQ_EVENT_SEQ_DIAG. [Table 13](#page-34-0) provides a summary of the full array of faults:

Table 13: Haptics Event Flag Descriptions

All events are write 1 to clear and can be masked using IRQ_MASK1 and IRQ_MASK2. Some of the sources generating E_ACTUATOR_FAULT can be disabled, for frequency tracking see Section [5.7.1](#page-35-1) and for BEMF voltage amplitude see Section [5.7.14.](#page-42-2) For self-clearing of faults once in IDLE state, see Section [5.7.7.](#page-38-1)

5.7 Advanced Operation

DA7280 features several advanced modes of operation to fine-tune actuator haptic performance.

5.7.1 Frequency Tracking

The closed-loop frequency tracking on DA7280 is implemented via a proportional-integral (PI) controller. The proportional coefficient is stored in FRQ_PID_Kp_H/L and the integral coefficient in FRQ PID Ki H/L. The default values of the coefficients are optimized to cover a wide range of actuators with typical settling times of approximately 40 ms from a 20 % frequency offset. If further optimization is required to target a specific actuator the coefficients can be updated. The LRA tuning tool in the DA7280 SmartCanvas GUI provides an intuitive and graphical way to easily adjust the Kp and Ki coefficients.

To increase absolute accuracy of the lock during playback, DA7280 supports automatic scaling of the frequency tracking controller proportional coefficient. This feature is enabled via

FREQ_TRACKING_AUTO_ADJ and becomes active after the device has achieved initial frequency lock. The FRQ LOCKED LIM value is used to determine the threshold for the initial lock and can be scaled up or down depending on system requirements. If optimizing FRQ_PID_K<x> coefficients with the FREQ_TRACK_AUTO_ADJ enabled in normal operation, ensure that the closed loop is stable for a step response when FREQ_TRACK_AUTO_ADJ is set at either 0 or 1.

The resonant frequency tracking algorithm converges to the correct value from up to 25 % offset between the initial nominal datasheet value and the actual resonant frequency. This range is conservative to prevent unwanted behavior. A fault triggers if the actuator resonant frequency is outside the 50 Hz to 300 Hz range. To block these checks, set FREQ_TRACKING_FORCE_ON = 1.

FRQ_TRACK_BEMF_LIM disables the frequency tracking if the BEMF signal becomes too low. It should always be set lower than the value in RAPID_STOP_LIM.

The instantaneous value of the resonant frequency period is updated every half-period and written to LRA_PER_ACTUAL_H/L. The values can be converted to period using the following formula:

LRA period (ms) = $1333.32 \times 10^{-9} \times (128 \times LRA_PER_ACTUAL_H + LRA_PER_ACTUAL_L)$ (10)

If more accurate information is required (for example if a frequency tracking enabled sequence is played to determine the resonant frequency before entering wideband operation), the average resonant frequency information over the last four half-periods is written to LRA_PER_AVERAGE_H/L. The values can be converted to period using the following formula:

LRA period (ms) = $1333.32 \times 10^{-9} \times (128 \times \text{LRA} \text{PER} \text{A} \text{VERAGE} \text{H} + \text{LRA} \text{PER} \text{A} \text{VERAGE} \text{L})$ (11)

5.7.2 Rapid Stop

The Rapid Stop algorithm relies on actuator BEMF sensing to detect actuator motion during a stopto-zero LRA acceleration. The algorithm provides a stopping signal to the LRA until the actuator crosses the point of no acceleration. Since drive updates happen only at the zero cross point, this introduces latency that may cause the actuator to overshoot the stop position. Due to this, the Rapid Stop will also trigger at a pre-determined threshold set by RAPID_STOP_LIM. The default setup covers most actuators, but if Rapid Stop is too short (actuator not fully stopped), the register value should be decreased; and if Rapid Stop overshoots (actuator stopped and then reversed), the register value should be increased.

DA7280

LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support

Note: The Rapid Stop algorithm can be triggered only for sequences longer than three half-periods.

5.7.3 Initial Impedance Update

DA7280 performs an impedance measurement at the very first half-period of drive at the start of playback. This allows a one-shot update of V2I_FACTOR_H/L to take into account specific actuator variation for increased voltage accuracy of the drive. The result is reported to IMPEDANCE_H/L, which can be read by the host and converted to impedance using the following formula:

 $Actualor Impedance(R_{series}) = (IMPEDANCE_H \times 4 + IMPEDANCE_L) \times 0.0625\Omega$ (12)

To disable this feature, set V2I_FACTOR_FREEZE and CALIB_IMPEDANCE_DIS = 1.

5.7.4 Amplitude PID

Some cylinder based ERMs generate excessively large-amplitude BEMF voltages. DA7280 can compensate for this by reducing the drive current level, set AMP_PID_EN = 1. The result is an improved haptic response. [Figure 17](#page-36-0) describes how the actuator voltage and current differs when AMP_PID_EN enabled or disabled.

Figure 17: Output Voltage and Current for Different AMP_PID_EN Values

Note: This is not usually required for LRAs as the amplitude of the BEMF is typically very low.

5.7.5 Wideband Operation

DA7280 natively supports wideband LRAs and allows continuous frequency updates to the output signal while driving. Amplitude and frequency data use parallel data paths, for configuration see Section [5.6.5.](#page-27-0) This section describes how to use the frequency component only.

For wideband operation, frequency tracking must be disabled, by setting FREQ_TRACK_EN = 0. because drive at frequencies different from the actuator resonant frequency is required. Rapid Stop and Active Acceleration also rely on frequency tracking so must be deactivated by setting ACCELERATION_EN = 0 and RAPID_STOP_EN = $0.$ There are two ways to operate DA7280 during wideband operation:

- In the limited frequency range of 25 Hz to 300 Hz:
	- No further settings are required in RTWM and ETWM modes if the frequency information is already stored in the Waveform Memory frame data as described in Section [5.8.3.](#page-46-0) If the Waveform Memory does not contain frequency information, then each sequence can be played at a different frequency by setting LRA_PER_H and LRA_PER_L to the desired value via the formulae in Section [5.6.2](#page-26-0) before triggering playback using the method described in Sections [5.6.5.4](#page-30-0) and [5.6.5.5.](#page-31-0)
	- \circ In the DRO and PWM modes, the frequency information can be updated via the LRA PER H and LRA PER L using the formulae in Section [5.6.2](#page-26-0) either before triggering playback of

each sequence, see Sections [5.6.5.2](#page-28-0) and [5.6.5.3,](#page-29-0) or during the playback itself. As with amplitude, the one half-period uncertainty on the output frequency update also applies.

- In the full range of 25 Hz to 1024 Hz, the same procedures apply for all modes, but the following registers need to be set:
	- \circ BEMF_SENSE_EN = 0
	- O DELAY $H = 0$
	- \circ DELAY_SHIFT_L = 0
	- DELAY_FREEZE = 1

5.7.6 Custom Waveform Operation

With frequency tracking, Active Acceleration, and Rapid Stop disabled, and with the additional setup for wideband operation described in Section [5.7.5,](#page-36-1) DA7280 can be configured to drive a custom waveform to an LRA actuator. It is important to note that here the custom waveform denotes the actual output during a single LRA resonant period and not the overall amplitude envelope during drive events, which is controlled as previously described in Section [5.6.5.](#page-27-0) Amplitude and frequency data can be streamed as usual in DRO, PWM, RTWM, or ETWM modes.

The waveform output during a single resonant period comprises of 16 distinct points, see [Figure 18,](#page-37-0) where points 0 to 4 are mirrored and repeated to create, by default, a sine wave (for example, point 3 and point 5, and point 2 and point 6 have the same amplitude).

Figure 18: Custom Wave Point Numbering

Point 0 is corresponds to an amplitude of 0 % of the value of IMAX, point 4 corresponds to an amplitude of 100 %, and points 1, 2, and 3 are scaled to the IMAX value by the unsigned CUSTOM_WAVE_GEN_COEFF1, CUSTOM_WAVE_GEN_COEFF2, and CUSTOM_WAVE_GEN_COEFF3 coefficient values. The default coefficients are set to correspond to a sine wave but can be updated to recreate any required waveform that is built of four symmetrical sections, see [Figure 18.](#page-37-0)

[Table 14](#page-38-0) contains a summary of the default coefficients and their settings.

Table 14: Default CUSTOM_WAVE_GEN_COEFFx Settings

Configure the following bits to enable custom waveform operation:

- \bullet BEMF SENSE EN = 0
- WAVEGEN MODE = 1
- V2I_FACTOR_FREEZE = 1
- \bullet DELAY $H = 0$
- \bullet DELAY SHIFT $L = 0$
- \bullet DELAY FREEZE = 1
- ACCELERATION $EN = 0$
- RAPID_STOP_EN = 0
- AMP PID $EN = 0$

After the above setup is executed, amplitude data can be streamed in any mode, see Section [5.6.5,](#page-27-0) and output frequency can be updated, see Section [5.7.6.](#page-37-1)

5.7.7 Embedded Operation

Should DA7280 be required to operate in a setup where no host is present or due to software limitations unable to communicate with the device during its required operation, DA7280 can operate in embedded operation by setting $EMBEDDED_MODE = 1$. In this case DA7280 is configured to clear all system faults as it enters inactive mode when playback is finished or if a fault has been detected, see Section [5.6.6.](#page-34-0)

For example, if a short circuit occurs, the system will react in its usual way: stop driving, disable the current loop, and go to Inactive mode. Once in Inactive mode, the generated interrupt is automatically cleared and DA7280 will attempt to drive again on the next playback request without the host having to come in and clear faults.

5.7.8 Polarity Change Reporting for Half-Period Control in DRO Mode

For advanced sequence playback in DRO mode, the host may require DA7280 to update the output drive amplitude every half period. Since the I²C clock is asynchronous to the DA7280 internal clock and the exact timing of the half-period will change dynamically based on the frequency tracking loop, this is not a trivial operation.

To overcome this limitation, the register POLARITY provides feedback. POLARITY toggles at the start of every half-period (so at a rate of 400 Hz for a 200 Hz resonant frequency actuator). This allows software synchronization of the updates to the OVERRIDE VAL, see [Figure](#page-39-0) 19.

Figure 19: Half-Period Control in DRO Mode

The timing of the sequence can be described as follows in [Figure 20](#page-39-1) where Amplitude X denotes consecutive different output drive values:

Figure 20: Polarity Timing Relationship

5.7.9 Loop Filter Configuration

Haptic actuators (both ERM and LRA) can be modelled as a series combination of a resistor (Series R) and inductor (Series L) followed by a BEMF voltage source, see [Figure 21.](#page-40-0)

Figure 21: Equivalent Electrical Model of an Actuator

The usual variation of RSERIES is from 8 Ω to 50 Ω and LSERIES is from 20 µH to either 2 mH or 3 mH. The current regulation loop in the output drive must be kept stable by applying the correct setting in the loop's filter. While the defaults cover the vast majority of available LRAs and ERMs further tuning is possible by adjusting LOOP_FILT_CAP_TRIM, LOOP_FILT_RES_TRIM, and LOOP_FILT_LOW_BW.

For LOOP_FILT_CAP_TRIM apply the settings in [Table 15.](#page-40-1)

Table 15: LOOP_FILT_CAP_TRIM Register Trim Settings

For LOOP_FILT_RES_TRIM apply the settings in [Table 16.](#page-40-2)

Table 16: LOOP_FILT_RES_TRIM Register Trim Settings

Set LOOP_FILT_LOW_BW high if the actuator inductance exceeds 1 mH.

5.7.10 UVLO Threshold

The DA7280 UVLO has a default fall threshold of 2.8 V. This is adjustable in 100 mV steps via REF_UVLO_THRES. The full range is 2.7 V to 3.0 V.

5.7.11 Edge Rate Control

DA7280 contains an advanced switching node ERC to minimize EMI and board disturbances. The slope of the ERC can be adjusted by changing the values of the HBRIDGE_ERC_LS_TRIM (for lowside FET ERC) and HBRIDGE_ERC_HS_TRIM (for high-side FET ERC). Default value is 100 mVn/s and the adjustable range is 25 mV/ns to 100 mV/ns in 25 mV/ns steps.

5.7.12 Double Output Current Range

The nominal current rating for the DA7280 current regulation output is 250 mA. This range covers existing LRAs, however some LRA manufacturers allow significant actuator overdrive over short periods of time. DA7280 supports this by enabling LOOP_IDAC_DOUBLE_RANGE, which doubles the maximum output current. When this is enabled, the following setup changes apply:

- IMAX now corresponds to twice the value computed by the formula in Section [5.6.2.](#page-26-0)
- When setting the impedance in V2I_FACTOR_H and V2I_FACTOR_L via the formula in Section [5.6.2,](#page-26-0) use $Z_{formula} = 2^{\ast}Z_{real}$.
- When reading back from IMPEDANCE H and IMPEDANCE L, use an LSB of 0.03125 Ω .

5.7.13 Supply Monitoring, Reporting, and Automatic Output Limiting

DA7280 monitors the level of the supply during playback and reports it via ADC_VDD_H and ADC_VDD_L. The two should be concatenated and read using the following formula:

$$
VDD \, Supply \, Voltage = (ADC_VDD_H \times 128 + ADC_VDD_L) \times 0.1831 \, mV \tag{13}
$$

DA7280 uses this information to prevent the device from clipping to supply by limiting the drive to a value determined by the VDD_MARGIN register in 187.5 mV steps where 0x0 corresponds to no margin, see [Figure 22.](#page-42-0)

Figure 22: Automatic Output Limiting

The functionality is needed as DA7280 regulates current and if supply clipping occurs, the regulation stops and the BEMF information is lost. Furthermore, the VDD_MARGIN register allows limiting of the power across the actuator for low supply values to prevent the battery from discharging too fast.

5.7.14 BEMF Fault Limit

To detect malfunctioning actuators that have stopped moving due to a mechanical fault, DA7280 can be configured to trigger an actuator fault if the BEMF voltage level falls below a threshold for long drive durations. The threshold for detection is set in BEMF_FAULT_LIM; a zero value of the register disables the fault checking.

5.7.15 Increasing Impedance Detection Accuracy

To increase the accuracy of the impedance reading in IMPEDANCE_H and IMPEDANCE_L, the register V2I_FACTOR_OFFSET_EN could be set to 0. This removes an algorithmic offset utilized by the acceleration algorithm. Should V2I_FACTOR_OFFSET_EN be equal to 0, ACCELERATION_EN is recommended to be set to 0.

5.7.16 Frequency Pause during Rapid Stop

To address low mechanical time constant LRAs (start/stop times less than 20 ms) and improve the braking behavior, DA7280 has the option to pause frequency tracking during the execution of the Rapid Stop algorithm by setting FRQ_PAUSE_ON_POLARITY_CHANGE to 1.

5.7.17 Frequency Pause during Rapid Stop

If DA7280 is used with LRAs that have significant BEMF voltage amplitude that can transiently exceed the IR drop across an actuator when reversing the phase of the drive signal, it is recommended to set DELAY_BYPASS to 1.

5.7.18 Coin ERM Operation

The term coin ERM is used to describe an eccentric rotating mass actuator that is flat and has coinlike external appearance. The eccentric rotating mass is circular and contains two coil windings that are used for commutation, see [Figure 23.](#page-43-0)

Figure 23: Coin ERM Physical and Electrical Summary

Due to the commutation of the motor, the impedance varies between one coil, two coils in series, and for very short periods two coils in parallel. Due to this behavior, DA7280 cannot extract the BEMF and actuator motion is not detectable for coin ERM actuators. Therefore, Active Acceleration and Rapid Stop features are not available. Manual overdrive or underdrive of the coin ERM to speed up the transition between two levels of acceleration is possible and recommended for better user experience. Note that due to the varying impedance and the constant current drive of DA7280, the output voltage will vary, with no effect on the performance of the DA7280, see [Figure 23.](#page-43-0)

Recommended setup specific for a coin ERM, in addition to generic ERM setup described in Section [5.6.2:](#page-26-0)

- \bullet ACCELERATION EN = 0
- \bullet RAPID STOP EN = 0
- \bullet AMP PID EN = 0
- V2I_FACTOR_FREEZE = 1
- \bullet CALIB IMPEDANCE DIS = 1
- BEMF_FAULT_LIM = 0
- Set the V2I factor using the single winding impedance, see Section [5.6.2](#page-26-0)
- Set IMAX using the maximum start-up current, see Section [5.6.2](#page-26-0)

5.8 Waveform Memory

The Waveform Memory stores haptic drive sequences. A single haptic effect is called a sequence and each sequence is formed by one or more frames that address one or more snippets stored in memory. The overall Waveform Memory structure is described in detail in Section [5.8.1;](#page-44-0) Sections [5.8.2](#page-45-0) to Section [5.8.4](#page-48-0) provide definitions for snippets, frames, and sequences.

NOTE

It is recommended that the Dialog SmartCanvas GUI is used to construct sequences and upload them to the Waveform Memory. The easy to use GUI provides intuitive visualization of the sequences in the Waveform Memory and requires only basic knowledge of the overall memory format.

5.8.1 Waveform Memory Structure

The waveform memory structure has a 100-byte capacity for storing snippets, frames, and sequences. Sequences reference the snippets using frames to allow complex haptic sequences to be created in a memory efficient manner. The overall structure of the Waveform Memory can be seen in [Figure 24.](#page-44-1) For Waveform Memory programming, see Section [5.6.4.](#page-27-1)

Figure 24: Waveform Memory Structure

5.8.1.1 Header Section

The three sections constituting the header for the Waveform Memory are:

- Byte 0: Defines the number of snippets stored.
- Byte 1: Defines the number of sequences stored.
- Byte 2 and onwards: The snippet(s) and sequence(s) end address pointer(s) are stored. Each pointer address occupies one byte. Up to 15 snippets can be addressed in addition to snippet 0, which is the silence snippet, see [Note 1.](#page-46-1) Up to 16 sequences can be addressed. A snippet or sequence pointer points to the location in the waveform memory where the last byte of the respective snippet or sequence resides.

5.8.1.2 Data Section

The upper memory section contains the PWL data describing the snippets, see [Table](#page-45-1) 17. The lower part of the memory contains the pre-stored sequences.

Snippet IDs are determined by the order in which they are listed, starting from SNP ID = 1. Sequence IDs are determined by the order in which they are listed, starting from 0.

5.8.2 Snippet Definition

Snippets are formed by storing a series of one or more piecewise linear (PWL) amplitude and time pairs. Snippets represent the basic building blocks used in the Waveform Memory.

Table 17: PWL Byte Structure

A byte is allocated for each amplitude and time pair in the Waveform Memory, see [Table](#page-45-1) 17. A snippet consists of one or more bytes containing RMP, TIME and AMP data.

- RMP defines whether a ramp (RMP = 1) or a step (RMP = 0) is required between consecutive time and amplitude pairs.
- TIME contains the unitless time information (number of timebases) with the minimum being 1 timebase. Consequently, TIME = 0 signifies time base of 1, TIME = 1 signifies time base of 2, and so on, with the longest duration at 8 timebases for TIME = 7 .
- AMP contains the amplitude information of the snippet. If ACCELERATION $EN = 1$, AMP is unsigned and scales between 0 and 15, where 0 represents silence and 15 represents 100 % drive. If ACCELERATION_EN = 0, AMP is in two's compliment and scales between 7 and -7 where 7 represents 100 % full scale and -7 represents -100 % (full scale 180° reversed polarity). To maintain symmetry, -8 is interpreted as -7.

For example, assuming ACCELERATION_EN = 1, the snippet shown in [Figure 25](#page-46-2) creates a waveform that ramps from zero to an amplitude of 1111 over a period of 2 timebases, then step from 1111 to 1000, and remains there for 4 timebases. The length (in milliseconds) of a timebase is specified using the TIMEBASE frame bits, see Section [5.8.3.](#page-46-0)

Figure 25: Snippet Ramp and Step with ACCELERATION_EN = 1

If a constant drive level of longer than 8 timebases is required, set RMP = 0 for subsequent PWL points.

A generic example of a snippet is shown in [Figure 26.](#page-46-3) Pn represents the PWL pair located at amplitude An and with time step Tn, where n represents the PWL pair number. Note that a snippet played at the start of a non-looped sequence will start from a default point P0 set at zero amplitude; however, if the snippet is not at the start of a sequence or is read during the looping of a sequence, the starting point will be the last played PWL point.

Note 1 A built-in snippet containing a single silent PWL point (amplitude = 0) is available by setting SNP $ID = 0$. The duration is set to 2 timebases. Because of the existence of this snippet, customer defined snippets start at SNP _{ID} = 1. The snippet is inherent to the decoding and is not actually stored in the waveform memory. The number of snippets (byte 0) does not include snippet 0 and there is no end pointer for snippet 0 stored in the waveform memory.

5.8.3 Frame Definition

A frame consists of a collection of parameters used to define the playback of a snippet with differing gain, time base, carrier frequency, and number of repetitions. A frame consists of up to three bytes, its structure is shown in [Figure 27.](#page-47-0) The frame parameters can be easily set up using the Dialog SmartCanvas GUI.

RENESAS

LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support

- Byte 1 is mandatory. For byte 1, always set COMMAND_TYPE = 0. If set incorrectly, the device will generate an interrupt of the type E_MEM_FAULT.
- Byte 2 is optional. When used, set COMMAND_TYPE = 1 in Byte 2.
- Byte 3 is optional, for use in wideband sequences only, and contains the frame frequency's eight LSBs.

If COMMAND TYPE of frame Byte 2 is set to 1 and FREQ CMD = 1, then the Byte 3 contains drive frequency data to enable wideband LRA support.

All frame parameters except COMMAND_TYPE, SNP_ID_L, GAIN, and TIMEBASE are optional. For a full description, see [Table 18.](#page-47-1)

Figure 27: Command Structure for a Single Frame

Table 18: Bit Definitions for Frame Parameters

Note: The frequency command should be used only when FREQ_TRACK_EN = 0, otherwise the frequency tracking loop will update the frequency away from the set one.

Note: The If FREQ TRACK EN = 0 and a frequency update containing frame is played, the new frequency will be maintained for all subsequent frames or sequences until a new frame with a new frequency command is played. Assume that Sequence 0 contains no frames with frequency commands, Sequence 1 has a frame with command setting the frequency at 150 Hz, and Sequence 2 has one at 200 Hz. If Sequence 0 is played after Sequence 1, it will be played at 150 Hz. If Sequence 0 is played after Sequence 2, it will be played at 200 Hz.

5.8.4 Sequence Definition

A sequence is built up of one or more frames, see [Figure 28,](#page-48-1) and written to memory using the format described in Section [5.8.1.](#page-44-0)

Figure 28: Sequence Structure

Note: Only sequences can be played. It is not possible to point directly to a snippet (although a sequence can be created which contains only one snippet).

Note: If a sequence ends on a non-zero value, zero is assumed to follow and the device will end the haptic playback at the end of the sequence.

Note: The starting amplitude at the beginning of a frame or snippet is dependent on the ending amplitude of the previous frame or snippet. The starting amplitude at the start of a sequence is zero, see [Figure 26.](#page-46-3)

5.8.4.1 Pre-Stored Waveform Memory Example

[Figure 29](#page-50-0) shows an example of a typical Waveform Memory operation with all features enabled.

5.9 General Data Format

This section describes the data format used by the three different data input sources (DRO, PWM, and Waveform Memory). Four bits are used for storing the envelope value of snippets in Waveform Memory. Interpretation of the data is different depending on ACCELERATION_EN. For an overview of the data interpretation with and without Active Acceleration enabled, see [Figure](#page-51-0) 30 and [Figure](#page-52-0) 31.

Figure 30: Overview of Data Formats with Acceleration Disabled

Figure 31: Overview of Data Formats with Acceleration Enabled

5.9.1 DRO Mode

DRO data is supplied from I²C and is interpreted as 8-bit two's complement signed number.

- \bullet For ACCELERATION EN = 0:
	- The most negative value corresponds to -100 % driving strength.
	- The most positive value corresponds to +100 % driving strength.
	- A zero value corresponds to no drive.
	- \circ The full range is between 127 (100 %) and -127 (-100 %), with -128 interpreted as -127 to keep the ranges symmetrical.
- For ACCELERATION_EN = 1:
	- Negative values are omitted and substituted with zero.
	- The most positive value corresponds to +100 % driving strength.
	- Zero value corresponds to no drive.

DA7280

LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support

5.9.2 PWM Mode

PWM provides mark / space ratio between 0 % and 100 %. The interpretation of duty cycle depends on the state of ACCELERATION_EN.

- \bullet For ACCELERATION EN = 0:
	- A 0 % duty cycle corresponds to -100 % driving strength.
	- A 50 % duty cycle corresponds to no drive.
	- A 100 % duty cycle corresponds to +100 % driving strength.
	- FULL_BRAKE_THR defines a lower threshold for driving strength, below this threshold, drive is interpreted as zero.
- \bullet For ACCELERATION EN = 1:
	- A 0 % duty cycle corresponds to no drive.
	- A 50 % duty cycle corresponds to +50 % driving strength.
	- A 100 % duty cycle corresponds to +100 % driving strength.
	- Negative drive is not possible.
	- FULL_BRAKE_THR defines a lower threshold for driving strength, below this threshold, drive is interpreted as zero.

The encoded value of PWM data is converted to 8-bit two's complement data using the DRO format and is written to OVERRIDE_VAL so it can be read back.

5.9.3 RTWM and ETWM Modes

- \bullet For ACCELERATION EN = 0:
	- \circ The 4 bits of the amplitude value are interpreted as a two's complement signed value.
	- The most negative value corresponds to -100 % driving strength.
	- The most positive value corresponds to +100 % driving strength.
	- A zero value corresponds to no drive.
	- \circ The full range is between 7 (100%) and -7 (-100%), with -8 interpreted as -7 to keep the ranges symmetrical.
- $ACCELERATION$ $EN = 1$
	- The 4 bits of the amplitude value are interpreted as an unsigned value.
	- \circ The most positive value corresponds to +100 % driving strength.
	- Negative drive is not possible.
	- A zero value corresponds to no drive.

5.10 I ²C Control Interface

DA7280 is software controlled from the host by registers accessed via an I²C compatible serial control interface. Data is shifted into or out of the DA7280 under the control of the host processor, which also provides the serial clock.

The DA7280 7-bit I²C slave address is 0x4A (1001010 binary), which is equivalent to 0x94 (8-bit) for writing and 0x95 (8-bit) for reading.

The I²C clock is supplied by the SCL line and the bidirectional I²C data is carried by the SDA line. The I²C interface is open-drain supporting multiple devices on a single line. The bus lines have to be pulled HIGH by external pull-up resistors (1 kΩ to 20 kΩ range). The attached devices only drive the bus lines LOW by connecting them to ground. This means that two devices cannot conflict if they drive the bus simultaneously.

DA7280 supports Standard-mode, Fast-mode, and Fast-mode Plus, with the highest frequency of the bus at 1 MHz in Fast-mode Plus. The exact frequency can be determined by the application and does not have any relation to the DA7280 internal clock signals. DA7280 will follow the host clock speed within the described limitations and does not initiate any clock arbitration or slow-down.

Communication on the I²C bus always takes place between two devices, one acting as the master and the other as the slave. The DA7280 will only operate as a slave.

Figure 32: Schematic of the I²C Control Interface Bus

All data is transmitted across the I²C bus in groups of eight bits. To send a bit the SDA line is driven to the intended state while the SCL is LOW (a LOW on SCL indicates a zero bit). Once the SDA has settled, the SCL line is brought HIGH and then LOW. This pulse on SCL clocks the SDA bit into the receiver's shift register.

A two-byte serial protocol is used containing one byte for address and one byte for data. Data and address transfer is transmitted MSB first for both read and write operations. All transmission begins with the START condition from the master while the bus is in the Idle mode (the bus is free). It is initiated by a HIGH to LOW transition on the SDA line while the SCL is in the HIGH state (a STOP condition is indicated by a LOW to HIGH transition on the SDA line while the SCL line is in the HIGH state).

Figure 33: I²C START and STOP Conditions

The I²C bus is monitored by DA7280 for a valid slave address whenever the interface is enabled. It responds with an Acknowledge immediately when it receives its own slave address. The Acknowledge is done by pulling the SDA line LOW during the following clock cycle (white blocks marked with A in [Figure 34](#page-55-0) to [Figure 38\)](#page-56-0).

The protocol for a register write from master to slave consists of a START condition, a slave address with read/write bit and the 8-bit register address followed by 8 bits of data terminated by a STOP condition (DA7280 responds to all bytes with Acknowledge), see [Figure 34.](#page-55-0)

Figure 34: I²C Byte Write (SDA line)

When the host reads data from a register it first has to write access DA7280 with the target register address and then read access DA7280 with a repeated START, or alternatively a second START condition. After receiving the data the host sends a Not Acknowledge (NAK) and terminates the transmission with a STOP condition:

Figure 35: Examples of the I²C Byte Read (SDA line)

Consecutive (Page) Read-Out mode, I2C_WR_MODE (register CIF_I2C1) = 0, is initiated from the master by sending an Acknowledge instead of Not Acknowledge (NAK) after receipt of the data word. The I²C control block then increments the address pointer to the next I²C address and sends the data to the master. This enables an unlimited read of data bytes until the master sends an NAK directly after the receipt of data, followed by a subsequent STOP condition. If a non-existent I²C address is read out, the DA7280 will return code zero.

Figure 36: Examples of I²C Page Read (SDA line)

In Page mode the slave address after Sr (Repeated START condition) must be the same as the previous slave address.

Consecutive (Page) Write mode, I2C WR MODE = 0, is supported if the master sends several data bytes following a slave register address. The I²C control block then increments the address pointer to the next I²C address, stores the received data and sends an Acknowledge until the master sends the STOP condition.

DA7280

LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support

Figure 37: I²C Page Write (SDA line)

An alternative Repeated-Write mode that uses non-consecutive slave register addresses is available using the CIF $12C1$ register. In this Repeat Mode, I2C WR MODE = 1, the slave can be configured to support a host's repeated write operations into several non-consecutive registers. Data is stored at the previously received register address. If a new START or STOP condition occurs within a message, the bus returns to Idle mode. This is illustrated in [Figure 38.](#page-56-0)

Figure 38: I²C Repeated Write (SDA line)

In Page mode, I2C WR MODE = 0, both Page mode reads and writes using auto-incremented addresses, and Repeat mode reads and writes using non auto-incremented addresses, are supported. In Repeat mode, I2C_WR_MODE = 1, however, only Repeat mode reads and writes are supported.

6 Register Overview

6.1 Register Map

All register bits classed as Reserved are Read-Only and can be ignored.

Table 19: Register Map

DA7280

LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support

RENESAS

DA7280

LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support

6.2 Register Descriptions

Table 20: CHIP_REV (0x0000)

Table 21: IRQ_EVENT1 (0x0003)

DA7280

LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support

Table 22: IRQ_EVENT_WARNING_DIAG (0x0004)

Table 23: IRQ_EVENT_SEQ_DIAG (0x0005)

Table 24: IRQ_STATUS1 (0x0006)

DA7280

LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support

Table 25: IRQ_MASK1 (0x0007)

Table 26: CIF_I2C1 (0x0008)

Table 27: FRQ_LRA_PER_H (0x000A)

Table 28: FRQ_LRA_PER_L (0x000B)

Table 29: ACTUATOR1 (0x000C)

Table 30: ACTUATOR2 (0x000D)

Table 31: ACTUATOR3 (0x000E)

Table 32: CALIB_V2I_H (0x000F)

Table 33: CALIB_V2I_L (0x0010)

Table 34: CALIB_IMP_H (0x0011)

Table 35: CALIB_IMP_L (0x0012)

Table 36: TOP_CFG1 (0x0013)

Table 37: TOP_CFG2 (0x0014)

Table 38: TOP_CFG3 (0x0015)

Table 39: TOP_CFG4 (0x0016)

Table 40: TOP_INT_CFG1 (0x0017)

Table 41: TOP_INT_CFG6_H (0x001C)

Table 42: TOP_INT_CFG6_L (0x001D)

Table 43: TOP_INT_CFG7_H (0x001E)

Table 44: TOP_INT_CFG7_L (0x001F)

Table 45: TOP_INT_CFG8 (0x0020)

Table 46: TOP_CTL1 (0x0022)

Table 47: TOP_CTL2 (0x0023)

Table 48: SEQ_CTL1 (0x0024)

Table 49: SWG_C1 (0x0025)

Table 50: SWG_C2 (0x0026)

Table 51: SWG_C3 (0x0027)

Table 52: SEQ_CTL2 (0x0028)

Table 53: GPI_0_CTL (0x0029)

Table 54: GPI_1_CTL (0x002A)

Table 55: GPI_2_CTL (0x002B)

Table 56: MEM_CTL1 (0x002C)

Table 57: MEM_CTL2 (0x002D)

Table 58: ADC_DATA_H1 (0x002E)

Table 59: ADC_DATA_L1 (0x002F)

Table 60: POLARITY (0x0043)

Table 61: LRA_AVR_H (0x0044)

Table 62: LRA_AVR_L (0x0045)

Table 63: FRQ_LRA_PER_ACT_H (0x0046)

Table 64: FRQ_LRA_PER_ACT_L (0x0047)

Table 65: FRQ_PHASE_H (0x0048)

Table 66: FRQ_PHASE_L (0x0049)

Table 67: FRQ_CTL (0x004C)

Table 68: TRIM3 (0x005F)

Table 69: TRIM4 (0x0060)

Table 70: TRIM6 0x(0062)

Table 71: TOP_CFG5 (0x006E)

Table 72: IRQ_EVENT_ACTUATOR_FAULT (0x0081)

Table 73: IRQ_STATUS2 (0x0082)

Table 74: IRQ_MASK2 (0x0083)

Register SNP_MEM_xx

[Table 75](#page-74-0) shows the first, intermediary, and last snippet memory registers.

- The snippet register addresses increment by 1 for each snippet.
- The Bit ([7:0]), Mode (RW), and Reset (0x0) are identical for each snippet register.
- For further details on the Waveform Memory, see Section [5.8.](#page-43-0)

Table 75: SNP_MEM_xx (0x0084 to 0x00E7)

DA7280

LRA/ERM Haptic Driver with Multiple Input Triggers, Integrated Waveform Memory and Wideband Support

7 Package Information

7.1 WLCSP Package Outline

Datasheet Revision 3.2 02-Mar-2022

7.2 QFN Package Outline

7.3 Moisture Sensitivity Level

The Moisture Sensitivity Level (MSL) is an indicator for the maximum allowable time period (floor lifetime) in which a moisture sensitive plastic device, once removed from the dry bag, can be exposed to an environment with a specified maximum temperature and a maximum relative humidity before the solder reflow process. The MSL classification is defined in [Table 76.](#page-77-0)

For detailed information on MSL levels refer to the IPC/JEDEC standard J-STD-020, which can be downloaded from [http://www.jedec.org.](http://www.jedec.org/)

The WLCSP package is qualified for MSL 1.

The QFN package is qualified for MSL 3.

Table 76: MSL Classification

7.4 WLCSP Handling

Manual handling of WLCSP packages should be reduced to the absolute minimum. In cases where it is still necessary, a vacuum pick-up tool should be used. In extreme cases plastic tweezers could be used, but metal tweezers are not acceptable, since contact may easily damage the silicon chip.

Removal of a WLCSP package will cause damage to the solder balls. Therefore, a removed sample cannot be reused.

WLCSP packages are sensitive to visible and infrared light. Precautions should be taken to properly shield the chip in the final product.

7.5 Soldering Information

Refer to the IPC/JEDEC standard J-STD-020 for relevant soldering information. This document can be downloaded from [http://www.jedec.org.](http://www.jedec.org/)

8 Ordering Information

The ordering number consists of the part number followed by a suffix indicating the packing method. For details and availability, please consult Dialog Semiconductor's [customer support portal](https://support.dialog-semiconductor.com/) or your local sales representative.

Table 77: Ordering [Information](https://support.diasemi.com/)

9 Application Information

The Dialog SmartCanvas GUI enables easy access to the device and can be used to accelerate product development time. For further information, contact your Dialog Semiconductor representative.

Figure 41: External Components Diagram

Note: Drive the GPI pins from the same voltage level as the VDDIO pin.

Note: Ground any unused GPI pins.

Note: The C1 capacitor should be placed as close as possible to, and between, VDD and GND_1. It removes high-frequency noise only; ensure additional decoupling (typ. 10 µF) is included elsewhere in the system.

10 Layout Guidelines

For optimal layout, place the 100 nF capacitor as close to VDD and GND_1 pins as possible. It is also advisable to use solid a ground plane under the device.

The QFN can be routed out on a single layer. It is recommended to connect GND_1 and GND_2 to a local ground plane on the top layer with a low-impedance via connection to the main ground plane, see [Figure 43.](#page-79-0)

Revision History

○ Added Notes to clarify external components recommended

Datasheet Revision 3.2 02-Mar-2022

Status Definitions

RoHS Compliance

Dialog Semiconductor's suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.

Important Notice and Disclaimer

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

© 2022 Renesas Electronics Corporation. All rights reserved.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu

Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

<https://www.renesas.com/contact/>

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

CFR0011-120-00 84 of 84 © 2022 Renesas Electronics

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www[.r](https://www.renesas.com)enesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com[/](https://www.renesas.com/contact-us)contact-us/.