


### Features

- Single-Chip 5W Solution for Wireless Power Consortium (WPC) "Qi" Compliant Power Receiver
- Conforms to WPC Specification Version 1.1 Specifications
- Integrated Synchronous Full-Bridge Rectifier
- Integrated Synchronous Buck Converter
- Embedded MCU, ROM, RAM, & ADC
- Integrated USB Adaptor Switch for USB Charging
- Closed-Loop Power Transfer Control between Base Station and Mobile Device
- Security and Encryption up to 64 bit
- Foreign Object Detection (FOD)
- Over-Temperature/Voltage Protection
- Compatible with all WPC Receiver Coils Including Proprietary and PCB-based Coils
- Open-Drain LED Indicator Outputs
- I<sup>2</sup>C Interface

### Applications


- WPC-Compliant Wireless Chargers for Mobile Applications
- Mobile and Smart Phones
- Tablets, MIDs
- Digital Cameras, MP3 Players
- Remote Controls
- GPS



### Description

The IDTP9020 is a highly-integrated single-chip WPC-compliant wireless power receiver IC. The device receives an AC power signal from a compatible wireless transmitter and converts it into a regulated 5V output voltage which can be used to power devices or supply the charger input in mobile applications. The IDTP9020 integrates a high-efficiency synchronous full-bridge rectifier, high-efficiency synchronous buck converter, and control circuits used to modulate the load to transmit WPC-compliant message packets to the transmitter station to optimize power delivery. Power delivery is limited to 5W in accordance with the Qi specification.

The device includes over-temperature/voltage protection and a Foreign Object Detection (FOD) method to protect the base station and mobile device from over-heating in the presence of a metallic foreign object. Fault conditions associated with power transfer are managed by the embedded MCU, which also controls status LEDs to indicate operating and fault modes.



Packages: 7mm x 7mm QFN56 (See page 28) and 4.86mm x 4.65mm WLCSP-99 (See page 29)  
 Ordering information (See page 30)

## Preliminary Datasheet

### ABSOLUTE MAXIMUM RATINGS

These absolute maximum ratings are stress ratings only. Stresses greater than those listed below (Table 1 and Table 2) may cause permanent damage to the device. Functional operation of the IDTP9020 at absolute maximum ratings is not implied. Application of the absolute maximum rating conditions affects device reliability.

**Table 1. Absolute Maximum Ratings Summary. All voltages are referred to ground, unless otherwise noted.**

PINS	MAXIMUM RATING	UNITS
INP, INM	-1 to 24	V
REG_IN, EN, BUCK5VR_IN, REC_OUT, LX, Z <sub>REFP</sub> , Z <sub>REFM</sub> , A <sub>COMP</sub> , A <sub>COMM</sub>	-0.3 to 24	V
BST	-0.3 to BUCK5VR_IN+5	V
LDO2P5V, XTAL/CLK_IN, XTAL/CLK_OUT	-0.3 to 2.75	V
AGND, DGND, PGND, REFGND	-0.3 to +0.3	V
All Other Pins	-0.3 to 6.0	V
Maximum Current from REC_OUT	1.5	A
Maximum Current from INP, INM	1	A <sub>RMS</sub>
Maximum Current from LX	2	A

**Table 2. Package Thermal Information**

SYMBOL	DESCRIPTION	MAXIMUM RATING NTG56-TQFN	MAXIMUM RATING WLCSP-99 37 THERMAL VIAS	MAXIMUM RATING WLCSP-99 0 THERMAL VIAS	UNITS
$\theta_{JA}$	Thermal Resistance Junction to Ambient	28.5	33.4	52.7	°C/W
$\theta_{JC}$	Thermal Resistance Junction to Case	11.2	0.28	0.28	°C/W
$\theta_{JB}^2$	Thermal Resistance Junction to Board	0.56			°C/W
T <sub>J</sub>	Junction Temperature	0 to +150	0 to +150	0 to +150	°C
T <sub>A</sub>	Ambient Operating Temperature	0 to +85	0 to +85	0 to +85	°C
T <sub>STG</sub>	Storage Temperature	-55 to +150	-55 to +150	-55 to +150	°C
T <sub>LEAD</sub>	Lead Temperature (soldering, 10s)	+300	+300	+300	°C

**Note 1:** The maximum power dissipation is  $P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$  where T<sub>J(MAX)</sub> is 125°C. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the device will enter thermal shutdown.

**Note 2:** This thermal rating was calculated on a JEDEC 51 standard 4-layer board with dimensions 3" x 4.5" in still air conditions. Actual thermal resistance is affected by PCB size, solder joint quality, layer count, copper thickness, air flow, altitude, and other unlisted variables. For the NTG56 package, connecting the 5.7mm X 5.7mm EP to internal/external ground planes with a 5x5 matrix of PCB plated-through-hole (PTH) vias, from top to bottom sides of the PCB, is recommended for improving the overall thermal performance.

**SPECIFICATION TABLE**

**Table 3. Device Characteristics**

$V_{REC\_OUT} = 12V$ ;  $EN=RESET=0V$ ; Synchronous Rectifier, LDO2P5V, LDO5V, and DC/DC Converter blocks must be operated together.  $T_A = 0$  to  $+85^{\circ}C$ , unless otherwise noted. Typical values are at  $25^{\circ}C$ , unless otherwise noted.

Symbol	Description	Conditions	Min	Typ	Max	Units
<b>Full-Bridge Synchronous Rectifier</b>						
$I_{RECT\_STANDBY}$	Standby Current	$V_{REC\_OUT}=V_{BUCK5VR\_IN}=V_{REG\_IN}=7.5V$ , no load on REC_OUT, BUCK5VR, LDO5V, and LDO2P5V		8		mA
$I_{RECT\_DIS}$	Disabled Current	$V_{REC\_OUT}=V_{BUCK5VR\_IN}=V_{REG\_IN}=19V$ , no load on REC_OUT, BUCK5VR, LDO5V, and LDO2P5V, $V_{EN}=5V$		250		$\mu A$
$R_{DSON\_SFBR\_HI}$	SFBR High-side switch on-resistance			150		m $\Omega$
$R_{DSON\_SFBR\_LO}$	SFBR Low-side switch on-resistance			120		m $\Omega$
<b>Modulation</b>						
$R_{DS-ON,CMOD\_AC}$	MOSFET on-resistance driving $C_{MOD}$		1	2	3	$\Omega$
<b>AC Clamp</b>						
$R_{DS-ON,AC\_CLAMP}$	MOSFET on-resistance driving $C_{ZREF}$			450		m $\Omega$
<b>OVP/UVLO</b>						
$V_{RECT\_OVP}$	Over-voltage protection for rectified voltage	$I_{RECT}=0$ to 1.5A	19		23.6	V
$V_{RECT\_OVP\_HYST}$	Over-voltage protection hysteresis	$I_{RECT}=0$ to 1.5A		2		V
$V_{RECT\_UVLO}$	Rising		3.1		4.3	V
	Falling		2.9		4.1	V
$V_{RECT\_UVLO\_HYST}$	Under-voltage lock-out hysteresis			0.2		V
<b>DC/DC Converter</b>						
$V_{OUT}$	Output voltage	$6V \leq V_{BUCK5VR\_IN} \leq 19V$ , $50mA \leq I_{OUT} \leq 1A$	4.75	5	5.25	V
$I_{OUT\_MAX}$	Maximum output current capability		1			A
$F_{SW}$	Switching frequency			3		MHz
$R_{DSON\_HI}$	High-side switch on-resistance			220		m $\Omega$
$R_{DSON\_LO}$	Low-side switch on-resistance			130		m $\Omega$
<b>Low-Drop-Out Regulators</b>						
<b>LDO2P5V<sup>2</sup></b>						
$V_{OUT}$	Output voltage	$I_{OUT} = 2mA$	2.375	2.5	2.625	V
$I_{OUT}$	Output current				5	mA
<b>LDO5V<sup>2</sup></b>						
$V_{OUT}$	Output voltage	$6V \leq V_{IN} \leq 19V$ , $I_{OUT} = 2mA$	4.75	5	5.25	V
$I_{OUT}$	Output current				2	mA
<b>Thermal Shutdown</b>						
$T_{SD}$	Thermal shutdown	Threshold Rising		140		$^{\circ}C$
		Threshold Falling		110		$^{\circ}C$

## Preliminary Datasheet

### SPECIFICATION TABLE (CONTINUED)

**Table 3. Device Characteristics Continued**

$V_{REC\_OUT} = 12V$ ;  $\overline{EN} = \overline{RESET} = 0V$ ; Synchronous Rectifier, LDO2P5V, LDO5V, and DC/DC Converter blocks must be operated together.  $T_A = 0$  to  $+85^\circ C$ , unless otherwise noted. Typical values are at  $25^\circ C$ , unless otherwise noted.

Symbol	Description	Conditions	Min	Typ	Max	Units
<b>USB/ADP Switch</b>						
$R_{DSON}^1$	USB switch on-resistance	$0\mu A \leq I_{OUT} \leq 500mA$		500		m $\Omega$
<b><math>\overline{EN}</math></b>						
$V_{IH}$				900		mV
$V_{IL}$				550		mV
$I_{EN}$	$\overline{EN}$ input current	$V_{EN} = 5V$		7.5		$\mu A$
		$V_{EN} = 20V$		56		$\mu A$
<b>General Purpose Inputs / Outputs (GPIO)</b>						
$V_{IH}$	Input Threshold High		3.5			V
$V_{IL}$	Input Threshold Low				1.5	V
$I_{LKG}$	Input Leakage		-1		+1	$\mu A$
$V_{OH}$	Output Logic High	$I_{OH} = -8mA$	4			V
$V_{OL}$	Output Logic Low	$I_{OL} = 8mA$			0.5	V
<b>RESET</b>						
$V_{IH}$	Input Threshold High		3.5			V
$V_{IL}$	Input Threshold Low				1.5	V
$I_{LKG}$	Input Leakage		-1		+1	$\mu A$
<b>SCL, SDA (I<sup>2</sup>C Interface)</b>						
$f_{SCL}$	Clock Frequency	EEPROM loading, Step 1, IDTP9020 as Master		100		kHz
$f_{SCL}$	Clock Frequency	EEPROM loading, Step 2, IDTP9020 as Master		300		kHz
$f_{SCL}$	Clock Frequency	IDTP9020 as Slave	0		400	kHz
$t_{LOW}$	Clock Low Period		1.3			$\mu s$
$t_{HIGH}$	Clock High Period		0.6			$\mu s$
$t_{HD,STA}$	Hold Time (Repeated) for START Condition		0.6			$\mu s$
$t_{SU,STA}$	Set-up Time for Repeated START Condition		0.6			$\mu s$
$t_{HD,DAT}$	Data Hold Time		10			ns
$t_{BUF}$	Bus Free Time Between STOP and START Condition		1.3			$\mu s$
$C_B$	Capacitive Load for Each Bus Line				100	pF
$C_{BIN}$	SCL, SDA Input Capacitance			5		pF
$V_{IL}$	Input Threshold Low				1.5	V
$V_{IH}$	Input Threshold High		3.5			V
$I_{LKG}$	Input Leakage Current		-1.0		1.0	$\mu A$
$V_{OL}$	Output Logic Low (SDA)	$I_{PD} = 2mA$			0.5	V

**SPECIFICATION TABLE (CONTINUED)**

**Table 3. Device Characteristics Continued**

V<sub>REC\_OUT</sub> = 12V;  $\overline{EN}$ =RESET=0V; Synchronous Rectifier, LDO2P5V, LDO5V, and DC/DC Converter blocks must be operated together. T<sub>A</sub> = 0 to +85°C, unless otherwise noted. Typical values are at 25°C, unless otherwise noted.

Symbol	Description	Conditions	Min	Typ	Max	Units
<b>Analog to Digital Converter</b>						
N	Resolution			12		Bit
f <sub>SAMPLE</sub>	Sampling Rate			62.5		kSPS
Channel	# of Channels at ADC MUX input			8		
ADC <sub>CLK</sub>	ADC Clock Frequency			1		MHz
V <sub>IN,FS</sub>	Full scale Input voltage			2.4		V
<b>Microcontroller</b>						
F <sub>CLOCK</sub>	Clock frequency			40		MHz
V <sub>MCU</sub>	MCU Supply Voltage from internal 2.5V LDO			2.5		V

**Note 1:** The load on the USB/Adaptor switch must not exceed 500mA.

**Note 2:** LDO2P5V and LDO5V are intended only as internal device supplies and must not be loaded externally except for the EEPROM, LEDs, and resistor loads (up to an absolute maximum of 25mA), as recommended in Figure 8 WPC “Qi” Compliance Schematic and Table 6 WPC “Qi” Compliance Bill of Materials.

## PIN CONFIGURATION & DESCRIPTION




Figure 1. IDTP9020 QFN (NTG56 7x7x1mm 56-Icd) Pin Configuration




Figure 2. IDTP9020 WLCSP Pin Configuration

## PIN DESCRIPTION

Table 4 – QFN NTG56 Pin Functions by Pin Number (See Figure 1)

Pin # (TQFN)	Name	Type	Description
1	NC	-	Must be left unconnected.
2	GPIO_6	I/O	General input/output 6
3	GPIO_5	I/O	General input/output 5
4	GPIO_4	I/O	General input/output 4
5	GPIO_3	I/O	General input/output 3
6	GPIO_2	I/O	General input/output 2
7	GPIO_1	I/O	General input/output 1
8	GPIO_0	I/O	General input/output 0
9	SCL	I	I <sup>2</sup> C clock
10	SDA	I/O	I <sup>2</sup> C data
11	NC	NC	Must be connected to GND.
12	NC	NC	Must left unconnected..
13	RESET	I	Active-high chip reset pin. Connect a 100kΩ resistor between this pin and GND.
14	REFGND	-	Signal ground connection. Must be connected to AGND.
15	NC	-	Must be connected to GND.
16	REG_IN	I	Regulator power supply input. Connect a 1μF capacitor between this pin and GND.
17	LDO5V	O	5V LDO output. A 1μF ceramic capacitor must be connected between this pin and GND.
18	LDO2P5V	O	2.5V LDO output. A 1μF ceramic capacitor must be connected between this pin and GND.
19	LDO2P5V_IN	I	2.5V LDO regulator power supply input. A 1μF ceramic capacitor must be connected between this pin and GND.
20	LDO2P5V_IN	I	2.5V LDO regulator power supply input. Connect to pin 19.
21	BUCK5VR	I	Power and digital supply input.
22	AGND	-	Analog ground connection. Must be connected to REFGND and GND.
23	BUCK5VR_SNS	I	Buck regulator feedback. Connect to the high side of the buck converter output capacitor.
24	DGND	-	Digital ground connection. Must be connected to GND.
25	LX	O	Switch node of buck converter. Connect to one of the inductor's terminals.
26	LX	O	Switch node of buck converter. Connect to one of the inductor's terminals.
27	LX	O	Switch node of buck converter. Connect to one of the inductor's terminals.
28	$\overline{\text{EN}}$	I	Active-low enable pin. The chip is suspended and placed in low-current (sleep) mode when pulled high. Tie to GND for stand-alone operation.

## Preliminary Datasheet

Pin # (TQFN)	Name	Type	Description
29	BUCK5VR_IN	I	Buck converter power supply input. Connect a 10 $\mu$ F ceramic capacitor between pins 29, 30, 31, and GND, and connect these pins to REC_OUT. A 0.1 $\mu$ F ceramic capacitor in parallel with the 10 $\mu$ F capacitor is also recommended.
30	BUCK5VR_IN	I	Connect to pins 29 and 31.
31	BUCK5VR_IN	I	Connect to pins 29 and 30.
32	BST	I	Bootstrap pin for buck converter top switch gate drive supply. Connect a 47nF/35V capacitor between this pin and LX.
33	USB_OUT	O	USB or 5V adaptor output.
34	USB_IN	I	USB or 5V adaptor input.
35	ISNS	O	ISNS output signal. Connect a 47nF ceramic capacitor between this pin and GND.
36	NC	-	Must be connected to GND.
37	PGND	-	Power ground.
38	PGND	-	Power ground.
39	REC_OUT	O	Rectified output. Connect four 10 $\mu$ F ceramic capacitors between these pins and GND.
40	REC_OUT	O	Rectified output. Connect four 10 $\mu$ F ceramic capacitors between these pins and GND.
41	REC_OUT	O	Rectified output. Connect four 10 $\mu$ F ceramic capacitors between these pins and GND.
42	IN_M	I	Negative bridge input.
43	IN_M	I	Negative bridge input.
44	IN_M	I	Negative bridge input.
45	IN_P	I	Positive bridge input.
46	IN_P	I	Positive bridge input.
47	IN_P	I	Positive bridge input.
48	ZREF_P	I	AC clamp, positive end.
49	ACM_P	I	AC modulation input, positive end.
50	GND	-	Ground.
51	ACM_M	I	AC modulation input, negative end.
52	ZREF_M	I	AC clamp, negative end.
53	NC	NC	Internal connection, do not connect.
54	NC	NC	Internal connection, do not connect.
55	NC	NC	Internal connection, do not connect.
56	NC	NC	Internal connection, do not connect.



**Table 5 – QFN NTG56 to WLCSP AHG99 Pin Translation (See Figures 1 and 2)**

Pin # (TQFN)	Pin # (WLCSP)	Name
1		NC (Do not connect)
2	B3	GPIO_6
3	A3	GPIO_5
4	B4	GPIO_4
5	A4	GPIO_3
6	B5	GPIO_2
7	A5	GPIO_1
8	B6	GPIO_0
9	A6	SCL
10	B7	SDA
11	A7	NC (Connect to ground)
12	A8	NC (Do not connect)
13	B8	RESET
14	A9	REFGND
15	B9	NC (Connect to ground)
16	A10	REG_IN
17	B10	LDO5V
18	C1, C9, C10	LDO2P5V
19, 20	D9, D10	LDO2P5V_IN
21	E10	BUCK5VR
22	E9	AGND
23	F10	BUCK5VR_SNS
24	E8	DGND
25, 26, 27	G8, H9, J10, K10	LX
28	F9	$\overline{EN}$
29, 30, 31	G7, H8, J9, K9	BUCK5VR_IN
32	J8	BST
33	H7, K8	USB_OUT
34	H6, K7	USB_IN
35	J7	ISNS
36	F6, G6	NC (Connect to ground)

## Preliminary Datasheet

Pin # (TQFN)	Pin # (WLCSP)	Name
37, 38	D4, D5, E1, E2, E3, F5, G4, G5, G9, G10, H4, H5, H10, J5, J6, K4, K5, K6	PGND
39, 40, 41	H1, H2, H3, K1, K2, K3	REC_OUT
42, 43, 44	J1, J2, J3, J4	IN_M
45, 46, 47	E5, F4, G1, G2, G3	IN_P
48	E4, F2, F3	ZREF_P
49	F1	ACM_P
50	B2	GND
51	D1	ACM_M
52	C4, D2, D3	ZREF_M
53	A2	NC (Do not connect)
54	B1	NC (Do not connect)
55	C2	NC (Do not connect)
56	C3	NC (Do not connect)
	A7, C5, C6, C7, C8, D6, D7, D8, E6, E7, F7	NC (Connect to ground)

# SIMPLIFIED BLOCK DIAGRAM




Figure 3. IDTP9020 Internal Functional Block Diagram

# TYPICAL PERFORMANCE CHARACTERISTICS

Typical Performance Characteristics: System Efficiency versus RX Output Power  
 $\overline{EN} = \text{RESET} = 0, T_A = 25^\circ\text{C}$




Figure 4. Efficiency vs. RX Output Power with IDTP9030 Transmitter




Figure 5. Efficiency vs. RX Output Power with IDTP9035 Transmitter

## Description of the Wireless Power Charging System

A wireless power charging system has a base station that has one or more transmitters that make power available via DC-to-AC inverter(s) and transmit the power over a strongly-coupled inductor pair to a receiver in a mobile device. The transmitter may be a *free-positioning* or *magnetically-guided* type. A *free-positioning* type of transmitter has an array of coils that gives limited spatial freedom to the end-user, whereas a *magnetically-guided* type of transmitter helps the end-user align the receiver to the transmitter with a magnetic attraction.

The amount of power transferred to the mobile device is controlled by the receiver. The receiver sends communication packets to the transmitter to increase power, decrease power, or maintain the power level. The bit rate for RX-to-TX communication link is 2-kbps. The communication is purely digital and communication 1's and 0's ride on top of the power link that exists between the two coils.

A large part of the efficiency of the wireless charging system arises from the fact that when it's not actually charging a mobile device, the transmitter is in a very-low-power sleep mode. The transmitter occasionally awakens and scans the environment to see if a receiver is present. If no receiver is detected, the transmitter goes back to sleep.

## Theory of Operation

The IDTP9020 is a highly-integrated WPC<sup>1</sup> (Wireless Power Consortium)-compliant wireless power receiver IC solution for mobile devices. It can transfer more than 5W of power from a wireless transmitter to a load (e.g., a battery charger) when the transmitter is one of IDT's family of wireless transmitters, or 5W in WPC "Qi" mode using near-field magnetic induction. It is the industry's first single-chip WPC-compliant wireless power receiver solution.

**Note 1** - Refer to the WPC specification at <http://www.wirelesspowerconsortium.com/> for the most current information

## OVERVIEW

The simplified block diagram of the IDTP9020 is shown in Figure 3. An external inductor and two capacitors transfer energy from the transmitter's coil through the IDTP9020's INM and INP pins to be full-wave-rectified and stored on a capacitor connected to REC\_OUT. Until the voltage across the capacitor exceeds the threshold of the VIN\_UVLO block, the rectification is performed by the body diodes of the Synchronous Full Bridge Rectifier FETs. After the internal biasing circuit is enabled, the SFBR Control and Drivers block operates the MOSFET switches in the rectifier for increased efficiency. An internal ADC monitors the voltage at REC\_OUT and the load current, and the IDTP9020 sends instructions to the wireless power transmitter to increase or decrease the amount of power transferred or to terminate power transmission. The voltages at the outputs of the voltage regulators and the internal temperature are also monitored to ensure proper operation.

## STARTUP

When the voltage at REC\_OUT reaches about four volts, REC5V provides an internal regulated supply voltage to the ENABLE and IBIAS/THSHDN blocks. If the voltage on EN is at a logic low when the Under-Voltage Lock-Out is released, the ENABLE block turns on the 5V LDO, which then turns on the bandgap voltage reference in the REF block and provides a more highly-regulated supply voltage for the IBIAS/THSHDN block. When the reference voltage is ready, the 2.5V LDO is enabled and power is supplied to the Micro-Controller Unit, the Analog-to-Digital Converter, the Synchronous Full-Bridge Rectifier, and related circuitry.

## RECTIFIER and VREC\_CLAMP

When the 5V and 2.5V UVLOs have been released, the full-bridge rectifier switches to synchronous mode to more efficiently transfer energy from the transmitter to the load at REC\_OUT. VREC\_OVP monitors the REC\_OUT voltage. If the voltage at REC\_OUT exceeds about 20V, the VREC\_CLAMP turns on two internal FETs to connect INP and INM to ground through external capacitors, shunting current from the secondary coil away from the IDTP9020. The clamp is released when the voltage at REC\_OUT falls to about 18V.

## Preliminary Datasheet

### **DC/DC CONVERTER**

The 5V buck switching regulator is turned on shortly after the 2.5V LDO is activated, operating at 3MHz with internal power FETs. When the buck switcher reaches regulation, in addition to the external load, it also provides power to the IDTP9020's internal circuitry.

### **POWER CONTROL**

The voltage at REC\_OUT and the current through the rectifier are sampled periodically by the VRECSNS and ISNS blocks, and digitized by the ADC. The digital equivalents of the voltage and current are supplied to the MCU, which decides whether the loading conditions on REC\_OUT indicate that a change in the operating point is required. If the load is heavy enough to bring the voltage at REC\_OUT below its target, the transmitter is instructed to move its frequency lower, closer to resonance. If the voltage at REC\_OUT is higher than its target, the transmitter is instructed to increase its frequency.

### **MODULATION/COMMUNICATION**

Receiver-to-transmitter communication is accomplished by modulating the load seen by the receiver's inductor. To the transmitter, this appears as an impedance change which results in measurable variations of the transmitter's output waveform. Modulation can be done with either AC Modulation, using internal switches to connect external capacitors from INM and INP to ground, or DC Modulation, which connects an internal resistor from REC\_OUT to ground. The communication protocol is covered in the COMMUNICATION section of this datasheet.

Communication between the MCU and an external EEPROM is carried out through the I<sup>2</sup>C interface. The firmware that controls the operation of the IDTP9020 is held in RAM, and parameter value trimming and some operation-mode adjustments are performed through One-Time-Programming (OTP) at the factory.

### **OSCILLATOR**

An internal RC oscillator generates the frequencies at which the MCU and buck switching regulator operate.

### **USB SWITCH**

Whether or not the mobile device in which the IDTP9020 resides is involved in wireless power transfer, connecting a USB adaptor to the USB\_IN input deactivates the IDTP9020. An internal switch connects the USB power to the USB\_OUT pin. The switch is sized for a maximum of 500mA. Exceeding this current will cause the voltage at the USB\_OUT pin to drop out of regulation. Unplugging the adaptor will cause wireless power transfer to resume if the IDTP9020's coil is aligned with a transmitter's coil. Note that if the mobile device remains aligned with the transmitter's coil while the USB cable is plugged in, charge will continue to pass through the body diodes of the rectifier and accumulate on the capacitor at REC\_OUT during periodic pings. If the IDTP9020's REC\_OUT pin is unloaded, the voltage on the external capacitor could rise to a high voltage. The AC clamp will protect the IDTP9020 and the external capacitor, but any device connected to REC\_OUT that can't tolerate 20V will probably be damaged.

# SIMPLIFIED APPLICATION DIAGRAM




Figure 6. IDTP9020 Simplified Applications Diagram.

## SIMPLIFIED SYSTEM DIAGRAM




Figure 7. IDTP9030/IDTP9020 Simplified Systems Applications Diagram.



DETAILED SYSTEM




Figure 8. IDTP9020 Evaluation Kit Schematic diagram (CSP Package).

## Preliminary Datasheet




Figure 8a. Detail of REC\_OUT and BUCK5VT connections.




Figure 8b. Detail of Rx Power connections. C3, C7, C8, C19, and C20 values vary with RX-A coil value. See table 6 BOM and Note 2 for details.




Figure 8c. Detail of LDO5V and LDO2P5V connections.




Figure 8d. Detail of RESET and I2C connections.




Figure 8e. Detail of GPIO connections.

# COMPONENT SELECTION

Table 6. IDTP9020 Evaluation Kit Bill of Materials, Based on RX-A 1mm type receiver coil:

S.No.	Qty	Part Name	Manufacturer	PART_NUMBER	VALUE	Ref Des	JEDEC_TYPE
1	13	TP-SM_REC135X70,5015		5015	TP	GND,BGND,GND1-GND3,PGND,USBIN,REC_OUT,LDO5_OUT, BUCK5_OUT,LDO2P5_IN,BUCK5VR_IN,LDO2P5_OUT	TEST_PT_SM_135X70
2	2	CAP-22NF,0805,5%,NPO,50V <sup>1</sup>	TDK	C2012COG1H223J	22NF	C1,C13	805
3	2	CAP-0.33UF,1206,10%,X7R,50V <sup>1</sup>	TDK	C3216X7R1H334K	0.33UF	C10,C11	1206
4	3	CAP-1UF,0603,10%,X7R,25V	Murata	GRM188R71E105KA12D	1UF	C9,C12,C14	603
5	4	CAP-OPEN,0402,TBD%,TBD,TBD		OPEN	OPEN	C2,C4,C15,C25	0402_1
6	1	CAP-47NF,0402,10%,X7R,25V	TDK	C1005X7R1E473K	47NF	C16	402
7	1	CAP-0.1UF,0402,10%,X7R,16V	Taiyo Yuden	EMK105B7104KV-F	0.1UF	C17	402
8	5	CAP-10UF,1210,10%,X7S,50V <sup>1,2</sup>	Taiyo Yuden	UMK325C7106MMT	10UF	C18,C22,C26-C28	1210
9	1	CAP-2NF,1206,5%,NPO,50V <sup>1,2</sup>	AVX	12065A202JAT2A	2NF	C20	1206
		CAP-2.2NF,1206,5%,NPO,50V <sup>1,2</sup>	Kemet	C1206C222K5GACTU	2.2NF		
10	1	CAP-10UF,1206,10%,X7R,25V	Taiyo Yuden	TMK316B7106KL-TD	10UF	C21	1206
11	1	CAP-22NF,0402,10%,X7R,50V <sup>1</sup>	TDK	CGA2B3X7R1H223K	22NF	C23	402
12	1	CAP-100NF,0402,10,X7R,16V	Murata	GRM155R71C104KA88D	100NF	C24	402
13	1	CAP-470PF,1206,5%,NPO,50V <sup>1,2</sup>	TDK	C3216COG1H473J	470PF	C19	1206
		CAP-180PF,1206,5%,NPO,50V <sup>1,2</sup>	AVX	12065A181JAT2A	180PF		
14	1	CAP-1UF,0805,10%,X7R,50V <sup>1</sup>	Murata	GRM21BR71H105KA12L	1UF	C5	805
15	3	CAP-82NF,1206,5%,NPO,50V <sup>1,2</sup>	Murata	GRM31C5C1H823JA01L	82NF	C3,C7,C8	1206
		CAP-68NF,1206,5%,NPO,50V <sup>1,2</sup>	TDK	C3216COG1H683J	68NF		
		CAP-100NF,1206,5% NPO 50V <sup>1,2</sup>	TDK	C3216COG1H104J	100NF		
		CAP-47NF,1206,5% NPO 50V <sup>1,2</sup>	TDK	C3216COG1H473J	47NF		
16	7	LED-LS L29K-G1J2-1-0-2-R18-Z,0603,RED_1MA	Osram	LS L29K-G1J2-1-0-2-R18-Z	LS L29K-G1J2-1-0-2-R18-Z	D1-D7	0603_DIODE
17	1	SCHOTTKY, 60V, 1A	Diodes Inc	DFLS160-7	DFLS160-7	D8	POWERD123
18	11	TP-PAD42CIR30D,OPEN		OPEN	TP	EN,P0-P3,JTO,SCL,SDA,RXHI,RXLO,RESET	TEST_PT30DPAD
19	1	5103309-1	TE Connectivity	5103309-1	10pin connector	J1	LOPRO8PIN01INREVB
20	1	JUMPER_2PIN		87224-2	JP	J3	JUMPER2PIN01IN
21	1	INDUCTOR <sup>2</sup>	Vishay	IWAS4832FFEB9R7J50	9.7UH	L1	48X32X1MM
			TDK	WR-483250-15M2-xx	10.5UH		48X32X1MM
22	1	INDUCTOR-4.7UH,4X4X1.8MM,2.2(A),20%	Würth	744 373 240 47	4.7UH	L2	IND_25Q_TO_6P9SQ
23	4	RES-OPEN,0402,TBD,TBD,TBD		TBD	OPEN	R1,R6,R14,R15	0402_1
24	2	RES-2.7K,0603,1%,1/10W,100	Vishay	CRCW06032K70FKEA	2.7K	R10,R13	603
25	6	RES-4.99K,0402,1%,1/16W,100	Susumu	RG1005P-4991-B-T5	4.99K	R5,R7,R9,R11,R16,R17	402
26	6	RES-0,0402,1%,1/10W,-100/+600PPM	Panasonic	ERJ-2GEOR00X		R2,R3,R12,R21,R23,R25	402
27	3	RES-10K,0402,1%,1/10W,100	Yageo	RC0402FR-0710KL	10K	R4,R18,R22	0402_1
28	1	RES-100K,0402,1%,1/10W,100	Yageo	RC0402FR-07100KL	100K	R19	402
29	1	RES-100,0402,1%,1/10W,100	Yageo	RC0402FR-07100RL		R20	402
30	1	RES-100,0603,1%,1/10W,100	Panasonic	ERJ-3EKF1000V		R24	603
31	1	RES-0,0805,1%,1/8W,100	Rohm	MCR10EZHI000		R26	805
32	1	WE_MOM_SPST	Würth	434 121 043 816	MOM SPST	S1	WE_MOM_SPST_4341
33	1	IDTP9020_CSP	IDT	IDTP9020_CSP	IDTP9020_CSP	U1	AHG99_4P861X4P647MM_CSP_99LD
34	1	24AA64	Microchip	24aa64t-1/MNY	24aa64	U2	DFN_8LD_2X3MM
35	2	USB_MICRO_AB	Hirose	ZX62D-AB-5P8	ZX62D-AB-5P8	USB_IN,USB_OUT	USB_MICRO_AB

Note 1 - Recommended capacitor temperature/dielectric and voltage ratings. 50V capacitors are recommended for C1, C3, C5, C7, C8, C13, C10, C11, C18, C19, C20, C22, C23, C26-C28. Furthermore, COG/NPO-type capacitor values stay constant with voltage while X7R and X5R capacitor values derate over the working voltage range at 40% to over 80%. The decision to use lower voltage lower voltage rated capacitors or other type temperature/dielectric capacitors is left to the end user.

Note 2 – RX coil L1. When the TDK RX coil is used (WR-483250-15M2-xx), the resonant capacitors for C3, C7 and C8 is populated with two 68nF and one 82nF. C20 is populated with one 2nF and C19 is populated with one 470pF. For the Vishay coil (IWAS4832FFEB9R7J50), C3, C7 and C8 is populated with one 100nF and two 47nF capacitors. C20 is populated with one 2.2nF and C19 is populated with one 180pF.

## FUNCTIONAL DESCRIPTION

The IDTP9020 is a highly-integrated single-chip receiver-side 'Qi' compliant solution. It can deliver up to 5W to the external load through a high-efficiency synchronous buck converter. Incoming AC power from the resonant tank is conditioned and rectified through a full-wave synchronous rectifier and regulated down to 5V for delivery to the system as shown below:




Figure 9: Wireless power delivery to the load

## Integrated USB Adaptor

In addition to the Wireless Power Path, the IDTP9020 has an alternative USB power path integrated on-chip to offer the highest level of system integration in a wireless receiver design. In the absence of USB power, if wireless power is available, then the wireless path is enabled as shown below:




Figure 10: Integrated USB power path option

However, if USB power is available, then it powers the downstream load regardless of wireless power availability.

## Modulation

The IDTP9020 is compatible with all WPC-recommended coils: RX-A,B,C,D. Each receiver coil type has a unique inductance value. As such, a unique resonant capacitor is used for a given type of receiver coil. Additionally, each receiver type has a unique modulation capacitor,  $C_{MOD}$ , as shown below:




Figure 11: Modulation components

Consult the factory for assistance with configuring a system with a specific coil type.

## Communication

The IDTP9020 communicates with the base via communication packets. Each communication packet has the following structure:

Preamble	Header	Message	Checksum
----------	--------	---------	----------

Figure 12: Communication packet structure

According to the WPC specification, the power receiver communicates with the power transmitter using backscatter modulation. The load seen by the inductor is modulated on the receiver side to send packets. The power transmitter detects this as a modulation of coil current/voltage to receive packets.

## Bit Encoding Scheme

As required by the WPC, the IDTP9020 uses a differential bi-phase encoding scheme to modulate data bits onto the Power Signal. A clock frequency of 2kHz is used for this purpose. A logic ONE bit is encoded using two narrow

transitions, whereas a logic ZERO bit is encoded using two wider transitions as shown below:




Figure 13: Bit encoding scheme

**Byte Encoding Scheme**

Each byte in the communication packet comprises 11bits in an asynchronous serial format, as shown below:




Figure 14: Byte encoding scheme

Each byte has a start bit, 8 data bits, a parity bit, and a single stop bit.

**System Feedback Control**

The IDTP9020 is fully compatible with WPC specification Rev. 1.1 and has all necessary circuitry to communicate with the base station via WPC-compliant communication packets.

The overall WPC-compliant system behavior between the transmitter and receiver follows the state machine below:




Figure 15: WPC System Feedback control

The IDT9020 goes through four phases: Selection, Ping, Identification & Configuration, and Power Transfer.

**SELECTION**

In this phase, the IDTP9020 looks at the incoming power from the base and proceeds to the *PING* state. It monitors the rectified voltage, and when the voltage is above the  $V_{RECT,UVLO}$  threshold, the IDTP9020 wakes up its digital electronics and prepares to communicate with the base station. If the IDTP9020 does not proceed to *PING*, then it does not transmit any communication packets.

**PING**

In this phase, the IDTP9020 transmits a Signal Strength Packet as the first communication packet to instruct the base to keep the power signal ON. After sending the Signal Strength Packet, the IDTP9020 proceeds to the *Identification and Configuration* phase. If, instead, the IDTP9020 sends End of Power Packets, then it remains in the *PING* phase.

In this phase, the IDTP9020 sends the following packets:

- Signal Strength Packet

**IDENTIFICATION AND CONFIGURATION (ID & Config)**

In this phase, the IDTP9020 may send the following packets:

- Identification Packet
- Configuration Packet
- Extended Identification Packet (Optional)
- Up to 7 optional configuration packets

After sending the Configuration Packet, the IDTP9020 proceeds to the *power transfer* phase.

**POWER TRANSFER**

In this phase, the IDTP9020 controls the power transfer from the Power Transmitter by means of the following Control Data Packets:

- Control Error Packets
- Rectified Power Packet
- Charge Status Packet
- End Power Transfer Packet
- Any Proprietary Packets

## OVER-VOLTAGE/TEMPERATURE PROTECTION

If the voltage at REC\_OUT exceeds about 20V, most of the AC current from the inductor is shunted to ground through external capacitors and internal FET switches, rather than conducted through the rectifier to the output capacitor. The AC clamp that performs this function turns off when the voltage at REC\_OUT decreases to about 18V.

The internal temperature is monitored, and the IDTP9020 is temporarily deactivated if the temperature exceeds 140°C and reactivated when the temperature falls below 110°C.

## External Components

The IDTP9020 requires a minimum number of external components for proper operation (see the BOM in Table 6). A complete design schematic compliant to the WPC “Qi” standard is given in Figure 8. It includes LED signaling and an EEPROM for loading IDTP9020 firmware.

## I<sup>2</sup>C Communication

The IDTP9020 includes an I<sup>2</sup>C block which can support either I<sup>2</sup>C Master or I<sup>2</sup>C Slave operation. After power-on-reset (POR), the IDTP9020 will initially become I<sup>2</sup>C Master for the purpose of uploading firmware from an external memory device, such as an EEPROM. The I<sup>2</sup>C Master mode on the IDTP9020 does not support multi-master mode, and it is important for system designers to avoid any bus master conflict until the IDTP9020 has finished any firmware uploading and has released control of the bus as I<sup>2</sup>C Master.

After any firmware uploading from external memory is complete, and when the IDTP9020 begins normal operation, the IDTP9020 is normally configured by the firmware to be exclusively in I<sup>2</sup>C Slave mode.

For maximum flexibility, the IDTP9020 uses a two-step approach to communicate with the EEPROM: step one attempts to access the first EEPROM address at 100kHz. If no ACK is received, communication is attempted at the other addresses at 300kHz.

## EEPROM

The IDTP9020 could use an external EEPROM which contains either standard or custom TX firmware. The external EEPROM memory chip is pre-programmed with a standard start-up program that is automatically loaded when the voltage on REC\_OUT is high enough to enable the IDTP9020's MCU. The IDTP9020 uses I<sup>2</sup>C slave address 0x50 to access the EEPROM. The IDTP9020 slave address is 0x39. The EEPROM can be reprogrammed to suit the needs of a specific application using the IDTP9020 software tool (see the IDTP9020-Qi Demo Board User Manual for complete details). The IC will look initially for an external EEPROM and use the firmware built into the IC ROM only if no external memory device is found. A serial 8Kbyte (8Kx8 64Kbits) external EEPROM is sufficient.

If the standard default/built-in firmware is not suitable for the application, custom ROM options are possible. Please contact IDT sales for more information. IDT will provide the appropriate image in the format best suited to the application.



## APPLICATIONS INFORMATION

### External Components

The IDTP9020 requires a minimum number of external components for proper operation, as indicated in Figures 6 and 8 and Table 6.

### ADC Considerations

The GPIO pins are connected internally to a successive-approximation 12-bit ADC with a multiplexed input.

The GPIO pins that are connected to the ADC have limited input range, so attention should be paid to the maximum input voltages (2.4V). Decoupling capacitors can be added to minimize noise.

### Buck Converter

- The input capacitors ( $C_{IN}$ ) should be connected as close to the BUCK5VR\_IN and PGND pins as practical.
- The output capacitor ( $C_{OUT}$ ) should be connected as close to the PGND pin as possible to minimize switching ripple caused by ground potential differences.
- The high-side gate bootstrap pin requires a small capacitor to pull the DC-DC regulator's HS gate voltage higher than the input voltage level. Connect a 47nF bootstrap capacitor rated above 35V between the BST pin and the LX pin.
- The output-sense connection to the feedback pins should be separated from any power trace. Connect the output-sense trace as close as possible to the load point to avoid additional load regulation errors.
- The power traces, including GND traces, the LX or BUCK5VR traces should be kept short, direct and wide to reduce parasitic resistance that could affect performance. The inductor connection to the LX and BUCK5VR pins should be as short as possible to reduce the magnetic loop. Use several via pads when routing between layers.

### LDOs

#### Input Capacitor

The input capacitors should be located as close as possible to the power pins, LDO2P5V\_IN and REG\_IN, and ground (GND). Ceramic capacitors are recommended for their lower ESR and small profile. See Table 6 for voltage ratings.

#### Output Capacitor

For proper load voltage regulation and operational stability, a capacitor is required on the output of each LDO (LDO2P5V and LDO5V). The output capacitor connection to the ground pin (PGND) should be made as short as practical for maximum device performance. Since the LDOs have been designed to function with very low ESR capacitors, a ceramic capacitor is recommended for best performance.

### PCB Layout Considerations

- For optimum device performance and lowest output phase noise, the following guidelines should be observed. Please contact IDT Inc. for Gerber files that contain the recommended board layout.
- As with all switching power supplies, especially those providing high current at high switching frequencies, layout is an important design step. If layout is not carefully done, the regulator could show instability as well as generate EMI problems. Therefore, use wide and short traces for high current paths.
- An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers. Other signal traces should be routed away from the IDTP9020. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device
- Layout and PCB design have a significant influence on the power dissipation capabilities of power management ICs because the surface mount packages used with these devices rely heavily on thermally conductive traces or pads to transfer heat away from the package. Appropriate PC layout techniques should be used to remove the heat due to device power dissipation.

## Preliminary Datasheet

- The following general guidelines will be helpful in designing a board layout for lowest thermal resistance:
  1. PC board traces with large cross-sectional areas remove more heat. For optimum results, use large-area PCB patterns with wide copper traces, placed on the uppermost side of the PCB.
  2. In cases where maximum heat dissipation is required, use double-sided copper planes connected with multiple vias.
  3. Thermal vias are needed to provide a thermal path to inner and/or bottom layers of the PCB to remove the heat generated by device power dissipation.

## Power Dissipation and Thermal Requirements

The IDTP9020 is offered in a QFN56 package which has a maximum power dissipation capability of about 1.4W, and a WLCSP package, the maximum power dissipation of which is determined by the number of thermal vias between the package and the printed circuit board. The maximum power dissipation of either package is defined by the die's specified maximum operating junction temperature,  $T_J$ , of 125°C. The junction temperature rises when the heat generated by the device's power dissipation goes through the package thermal resistance. The QFN56 package offers a typical thermal resistance, junction to ambient ( $\theta_{JA}$ ), of 28.5°C/W when the PCB layout and surrounding devices are optimized as described in the PCB Layout Considerations section. The WLCSP package has a typical  $\theta_{JA}$  of 33.4°C/W with 37 thermal vias and 52.7°C/W with no thermal vias. Clearly, maximizing the thermal vias is highly recommended when using the WLCSP package. The techniques as noted in the PCB layout section must be followed when designing the printed circuit board layout, as well as the placement of the IDTP9020 IC package in proximity to other heat-generating devices in a given application design. The ambient temperature around the power IC will also have an effect on the thermal limits of an application. The main factors influencing  $\theta_{JA}$  (in the order of decreasing influence) are PCB characteristics, die/package attach thermal pad size (QFN) and thermal vias (WLCSP), and internal package construction. Board designers should keep in mind that the package thermal metric  $\theta_{JA}$  is impacted by the characteristics of the PCB itself upon

which the IC is mounted. For example, in a still-air environment, as is often the case, a significant amount of the heat generated (~ 85%) sinks into the PCB. Changing the design or configuration of the PCB changes the overall thermal resistivity and, thus, the board's heat-sinking efficiency.

The use of integrated circuits in low-profile and fine-pitch surface-mount packages requires special attention to power dissipation. Many system-dependant issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components, affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:

1. Improving the power dissipation capability of the PCB design
2. Improving the thermal coupling of the component to the PCB
3. Introducing airflow into the system

First, the maximum power dissipation for a given situation should be calculated:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

In which

$P_{D(MAX)}$  = Maximum Power Dissipation

$\theta_{JA}$  = Package Thermal Resistance (°C/W)

$T_{J(MAX)}$  = Maximum Device Junction Temperature (°C)

$T_A$  = Ambient Temperature (°C)

The maximum recommended junction temperature ( $T_{J(MAX)}$ ) for the IDTP9020 device is 125°C. The thermal resistance of the 56-pin Gpackage (NTQ56) is optimally  $\theta_{JA}$ =28.5°C/W. Operation is specified to a maximum steady-state ambient temperature ( $T_A$ ) of 85°C. Therefore, the maximum recommended power dissipation is:

$$P_{D(Max)} = (125^\circ\text{C} - 85^\circ\text{C}) / 28.5^\circ\text{C/W} \cong 1.4 \text{ Watt}$$

For the WLCSP package with 37 thermal vias, the maximum recommended power dissipation is:

$$P_{D(Max)} = (125^\circ\text{C} - 85^\circ\text{C}) / 33.4^\circ\text{C/W} \cong 1.2 \text{ Watt}$$

### Thermal Overload Protection

The IDTP9020 integrates thermal overload shutdown circuitry to prevent damage resulting from excessive

thermal stress that may be encountered under fault conditions. This circuitry will shut down or reset the device if the die temperature exceeds 140°C. To allow the maximum load current on each regulator and the synchronous rectifier, and to prevent thermal overload, it is important to ensure that the heat generated by the IDTP9020 is dissipated into the PCB. The package exposed paddle or thermal bumps must be soldered to the PCB, with multiple vias evenly distributed under the exposed paddle and exiting the bottom side of the PCB. This improves heat flow away from the package and minimizes package thermal gradients.

## Special Notes

### NTG TQFN-56 Package Assembly

Note 1: Unopened Dry Packaged Parts have a one year shelf life.

Note 2: The HIC indicator card for newly-opened Dry Packaged Parts should be checked. If there is any moisture content, the parts must be baked for a minimum of 8 hours at 125°C within 24 hours of the assembly reflow process.

## PACKAGE OUTLINE DRAWING




Figure 16: Package Outline Drawing (QFN NTG56 7x7x1mm 56-ld)

# PACKAGE OUTLINE DRAWING (CONTINUED)




Figure 17. Package Outline Drawing (AHG99 WLCSP-99 4.86x4.65x1mm 99-Balls)

Preliminary Datasheet

## ORDERING GUIDE

Table 7. Ordering Summary

PART NUMBER	MARKING	PACKAGE	AMBIENT TEMP. RANGE	SHIPPING CARRIER	QUANTITY
P9020-NTGI	P9020NTGI	QFN-56 7x7x1mm	0°C to +85°C	Tape or Canister	25
P9020-NTGI8	P9020NTGI	QFN-56 7x7x1mm	0°C to +85°C	Tape and Reel	2,500
P9020-AHGI	P9020AHGI	WLCSP	0°C to +85°C	Tape or Canister	25
P9020-AHGI8	P9020AHGI	WLCSP	0°C to +85°C	Tape and Reel	2,500

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit [www.renesas.com/contact-us/](http://www.renesas.com/contact-us/).