

# RMLV0816BGBG - 4S2

8Mb Advanced LPSRAM (512k word × 16bit)

R10DS0229EJ0201  
Rev.2.01  
2020.02.20

## Description

The RMLV0816BGBG is a family of 8-Mbit static RAMs organized 524,288-word × 16-bit, fabricated by Renesas's high-performance Advanced LPSRAM technologies. The RMLV0816BGBG has realized higher density, higher performance and low power consumption. The RMLV0816BGBG offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It is offered in 48-ball fine pitch ball grid array.


## Features

- Single 3V supply: 2.4V to 3.6V
- Access time:
  - Power supply voltage from 2.7V to 3.6V: 45ns (max.)
  - Power supply voltage from 2.4V to 2.7V: 55ns (max.)
- Current consumption:
  - Standby: 0.45μA (typ.)
- Equal access and cycle times
- Common data input and output
  - Three state output
- Directly TTL compatible
  - All inputs and outputs
- Battery backup operation

## Part Name Information

Part Name	Power supply	Access time	Temperature Range	Package
RMLV0816BGBG-4S2	2.7V to 3.6V	45 ns	-40 ~ +85°C	48-ball FBGA with 0.75mm ball pitch
	2.4V to 2.7V	55 ns		


## Pin Arrangement



## Pin Description

Pin name	Function
V <sub>CC</sub>	Power supply
V <sub>SS</sub>	Ground
A0 to A18	Address input
DQ0 to DQ15	Data input/output
CS1#	Chip select 1
CS2	Chip select 2
OE#	Output enable
WE#	Write enable
LB#	Lower byte select
UB#	Upper byte select
NC	No connection

### Block Diagram



### Operation Table

CS1#	CS2	WE#	OE#	UB#	LB#	DQ0 to DQ7	DQ8 to DQ15	Operation
H	X	X	X	X	X	High-Z	High-Z	Standby
X	L	X	X	X	X	High-Z	High-Z	Standby
X	X	X	X	H	H	High-Z	High-Z	Standby
L	H	H	L	L	L	Dout	Dout	Read
L	H	H	L	H	L	Dout	High-Z	Lower byte read
L	H	H	L	L	H	High-Z	Dout	Upper byte read
L	H	L	X	L	L	Din	Din	Write
L	H	L	X	H	L	Din	High-Z	Lower byte write
L	H	L	X	L	H	High-Z	Din	Upper byte write
L	H	H	H	X	X	High-Z	High-Z	Output disable

Note 1. H: V<sub>IH</sub> L: V<sub>IL</sub> X: V<sub>IH</sub> or V<sub>IL</sub>

## Absolute Maximum Ratings

Parameter	Symbol	Value	unit
Power supply voltage relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.5 to +4.6	V
Terminal voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5 <sup>2</sup> to V <sub>CC</sub> +0.3 <sup>3</sup>	V
Power dissipation	P <sub>T</sub>	0.7	W
Operation temperature	T <sub>opr</sub>	-40 to +85	°C
Storage temperature range	T <sub>stg</sub>	-65 to +150	°C
Storage temperature range under bias	T <sub>bias</sub>	-40 to +85	°C

Note 2. -3.0V for pulse ≤ 30ns (full width at half maximum)

3. Maximum voltage is +4.6V.

## DC Operating Conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions	Note
Supply voltage	V <sub>CC</sub>	2.4	3.0	3.6	V		
	V <sub>SS</sub>	0	0	0	V		
Input high voltage	V <sub>IH</sub>	2.0	—	V <sub>CC</sub> +0.2	V	V <sub>CC</sub> =2.4V to 2.7V	
		2.2	—	V <sub>CC</sub> +0.2	V	V <sub>CC</sub> =2.7V to 3.6V	
Input low voltage	V <sub>IL</sub>	-0.2	—	0.4	V	V <sub>CC</sub> =2.4V to 2.7V	4
		-0.2	—	0.6	V	V <sub>CC</sub> =2.7V to 3.6V	4
Ambient temperature range	T <sub>a</sub>	-40	—	+85	°C		

Note 4. -3.0V for pulse ≤ 30ns (full width at half maximum)

## DC Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions
Input leakage current	I <sub>LI</sub>	—	—	1	μA	V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Output leakage current	I <sub>LO</sub>	—	—	1	μA	CS1# = V <sub>IH</sub> or CS2 = V <sub>IL</sub> or OE# = V <sub>IH</sub> or WE# = V <sub>IL</sub> or LB# = UB# = V <sub>IH</sub> , V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>CC</sub>
Average operating current	I <sub>CC1</sub>	—	20 <sup>5</sup>	25	mA	Cycle = 55ns, duty = 100%, I <sub>I/O</sub> = 0mA, CS1# = V <sub>IL</sub> , CS2 = V <sub>IH</sub> , Others = V <sub>IH</sub> /V <sub>IL</sub>
		—	25 <sup>5</sup>	30	mA	Cycle = 45ns, duty = 100%, I <sub>I/O</sub> = 0mA, CS1# = V <sub>IL</sub> , CS2 = V <sub>IH</sub> , Others = V <sub>IH</sub> /V <sub>IL</sub>
	I <sub>CC2</sub>	—	1.5 <sup>5</sup>	3	mA	Cycle = 1μs, duty = 100%, I <sub>I/O</sub> = 0mA, CS1# ≤ 0.2V, CS2 ≥ V <sub>CC</sub> -0.2V, V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V, V <sub>IL</sub> ≤ 0.2V
Standby current	I <sub>SB</sub>	—	—	0.3	mA	CS2 = V <sub>IL</sub> , Others = V <sub>SS</sub> to V <sub>CC</sub>
Standby current	I <sub>SB1</sub>	—	0.45 <sup>5</sup>	2	μA	~+25°C V <sub>in</sub> = V <sub>SS</sub> to V <sub>CC</sub> , (1) CS2 ≤ 0.2V
		—	0.6 <sup>6</sup>	4	μA	~+40°C or (2) CS1# ≥ V <sub>CC</sub> -0.2V, CS2 ≥ V <sub>CC</sub> -0.2V
		—	—	7	μA	~+70°C or (3) LB# = UB# ≥ V <sub>CC</sub> -0.2V, CS1# ≤ 0.2V, CS2 ≥ V <sub>CC</sub> -0.2V
		—	—	10	μA	~+85°C
Output high voltage	V <sub>OH</sub>	2.4	—	—	V	I <sub>OH</sub> = -1mA V <sub>CC</sub> ≥ 2.7V
	V <sub>OH2</sub>	2.0	—	—	V	I <sub>OH</sub> = -0.1mA
Output low voltage	V <sub>OL</sub>	—	—	0.4	V	I <sub>OL</sub> = 2mA V <sub>CC</sub> ≥ 2.7V
	V <sub>OL2</sub>	—	—	0.4	V	I <sub>OL</sub> = 0.1mA

Note 5. Typical parameter indicates the value for the center of distribution at 3.0V (T<sub>a</sub>=25°C), and not 100% tested.

Note 6. Typical parameter indicates the value for the center of distribution at 3.0V (T<sub>a</sub>=40°C), and not 100% tested.

## Capacitance

(Ta =25°C, f =1MHz)


Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions	Note
Input capacitance	C <sub>in</sub>	—	—	8	pF	V <sub>in</sub> =0V	7
Input / output capacitance	C <sub>I/O</sub>	—	—	10	pF	V <sub>I/O</sub> =0V	7

Note 7. This parameter is sampled and not 100% tested.

## AC Characteristics

Test Conditions (V<sub>cc</sub> = 2.4V ~ 3.6V, Ta = -40 ~ +85°C)

- Input pulse levels:
  - V<sub>IL</sub> = 0.4V, V<sub>IH</sub> = 2.4V (V<sub>cc</sub>=2.7V to 3.6V)
  - V<sub>IL</sub> = 0.4V, V<sub>IH</sub> = 2.2V (V<sub>cc</sub>=2.4V to 2.7V)
- Input rise and fall time: 5ns
- Input and output timing reference level: 1.4V
- Output load: See figures (Including scope and jig)



## Read Cycle

Parameter	Symbol	V <sub>cc</sub> =2.7V to 3.6V		V <sub>cc</sub> =2.4V to 2.7V		Unit	Note
		Min.	Max.	Min.	Max.		
Read cycle time	t <sub>RC</sub>	45	—	55	—	ns	
Address access time	t <sub>AA</sub>	—	45	—	55	ns	
Chip select access time	t <sub>ACS1</sub>	—	45	—	55	ns	
	t <sub>ACS2</sub>	—	45	—	55	ns	
Output enable to output valid	t <sub>OE</sub>	—	22	—	30	ns	
Output hold from address change	t <sub>OH</sub>	10	—	10	—	ns	
LB#, UB# access time	t <sub>BA</sub>	—	45	—	55	ns	
Chip select to output in low-Z	t <sub>CLZ1</sub>	10	—	10	—	ns	8,9
	t <sub>CLZ2</sub>	10	—	10	—	ns	8,9
LB#, UB# enable to low-Z	t <sub>BLZ</sub>	5	—	5	—	ns	8,9
Output enable to output in low-Z	t <sub>OLZ</sub>	5	—	5	—	ns	8,9
Chip deselect to output in high-Z	t <sub>CHZ1</sub>	0	18	0	20	ns	8,9,10
	t <sub>CHZ2</sub>	0	18	0	20	ns	8,9,10
LB#, UB# disable to high-Z	t <sub>BHZ</sub>	0	18	0	20	ns	8,9,10
Output disable to output in high-Z	t <sub>OHZ</sub>	0	18	0	20	ns	8,9,10

Note 8. This parameter is sampled and not 100% tested.

- At any given temperature and voltage condition, t<sub>CHZ1</sub> max is less than t<sub>CLZ1</sub> min, t<sub>CHZ2</sub> max is less than t<sub>CLZ2</sub> min, t<sub>BHZ</sub> max is less than t<sub>BLZ</sub> min, and t<sub>OHZ</sub> max is less than t<sub>OLZ</sub> min, for any device.
- t<sub>CHZ1</sub>, t<sub>CHZ2</sub>, t<sub>BHZ</sub> and t<sub>OHZ</sub> are defined as the time when the DQ pins enter a high-impedance state and are not referred to the DQ levels.

## Write Cycle

Parameter	Symbol	V <sub>cc</sub> =2.7V to 3.6V		V <sub>cc</sub> =2.4V to 2.7V		Unit	Note
		Min.	Max.	Min.	Max.		
Write cycle time	t <sub>WC</sub>	45	—	55	—	ns	
Address valid to write end	t <sub>AW</sub>	35	—	50	—	ns	
Chip select to write end	t <sub>CW</sub>	35	—	50	—	ns	
Write pulse width	t <sub>WP</sub>	35	—	40	—	ns	11
LB#,UB# valid to write end	t <sub>BW</sub>	35	—	50	—	ns	
Address setup time to write start	t <sub>AS</sub>	0	—	0	—	ns	
Write recovery time from write end	t <sub>WR</sub>	0	—	0	—	ns	
Data to write time overlap	t <sub>DW</sub>	25	—	25	—	ns	
Data hold from write end	t <sub>DH</sub>	0	—	0	—	ns	
Output enable from write end	t <sub>OW</sub>	5	—	5	—	ns	12
Output disable to output in high-Z	t <sub>OHZ</sub>	0	18	0	20	ns	12,13
Write to output in high-Z	t <sub>WHZ</sub>	0	18	0	20	ns	12,13

Note 11. t<sub>WP</sub> is the interval between write start and write end.

A write starts when all of (CS1#), (CS2), (WE#) and (one or both of LB# and UB#) become active.

A write is performed during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#.


A write ends when any of (CS1#), (CS2), (WE#) or (one or both of LB# and UB#) becomes inactive.

12. This parameter is sampled and not 100% tested.

13. t<sub>OHZ</sub> and t<sub>WHZ</sub> are defined as the time when the DQ pins enter a high-impedance state and are not referred to the DQ levels.

## Timing Waveforms

### Read Cycle




Note 14.  $t_{CHZ1}$ ,  $t_{CHZ2}$ ,  $t_{BHZ}$  and  $t_{OHZ}$  are defined as the time when the DQ pins enter a high-impedance state and are not referred to the DQ levels.

15. This parameter is sampled and not 100% tested

16. At any given temperature and voltage condition,  $t_{CHZ1}$  max is less than  $t_{CLZ1}$  min,  $t_{CHZ2}$  max is less than  $t_{CLZ2}$  min,  $t_{BHZ}$  max is less than  $t_{BLZ}$  min, and  $t_{OHZ}$  max is less than  $t_{OLZ}$  min, for any device.

Write Cycle (1) (WE# CLOCK, OE#="H" while writing)



Note 17. t<sub>WP</sub> is the interval between write start and write end.

A write starts when all of (CS1#), (CS2), (WE#) and (one or both of LB# and UB#) become active.

A write is performed during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#.

A write ends when any of (CS1#), (CS2), (WE#) or (one or both of LB# and UB#) becomes inactive.


18. t<sub>OHZ</sub> and t<sub>WHZ</sub> are defined as the time when the DQ pins enter a high-impedance state and are not referred to the DQ levels.

19. This parameter is sampled and not 100% tested

20. During this period, DQ pins are in the output state so input signals must not be applied to the DQ pins.




Write Cycle (2) (WE# CLOCK, OE# Low Fixed)



- Note 21.  $t_{wp}$  is the interval between write start and write end.  
 A write starts when all of (CS1#), (CS2), (WE#) and (one or both of LB# and UB#) become active.  
 A write is performed during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#.  
 A write ends when any of (CS1#), (CS2), (WE#) or (one or both of LB# and UB#) becomes inactive.
22.  $t_{whz}$  is defined as the time when the DQ pins enter a high-impedance state and are not referred to the DQ levels.
23. This parameter is sampled and not 100% tested.
24. During this period, DQ pins are in the output state so input signals must not be applied to the DQ pins.

Write Cycle (3) (CS1#, CS2 CLOCK)




Note 25.  $t_{WP}$  is the interval between write start and write end.

A write starts when all of (CS1#), (CS2), (WE#) and (one or both of LB# and UB#) become active.

A write is performed during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#.

A write ends when any of (CS1#), (CS2), (WE#) or (one or both of LB# and UB#) becomes inactive.

Write Cycle (4) (LB#, UB# CLOCK)



Note 26.  $t_{WP}$  is the interval between write start and write end.

A write starts when all of (CS1#), (CS2), (WE#) and (one or both of LB# and UB#) become active.

A write is performed during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or a low UB#.

A write ends when any of (CS1#), (CS2), (WE#) or (one or both of LB# and UB#) becomes inactive.

Low  $V_{CC}$  Data Retention Characteristics


Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions <sup>*29</sup>	
$V_{CC}$ for data retention	$V_{DR}$	1.5	—	3.6	V	$V_{in} \geq 0V$ , (1) $CS2 \leq 0.2V$ or (2) $CS1\# \geq V_{CC}-0.2V$ , $CS2 \geq V_{CC}-0.2V$ or (3) $LB\# = UB\# \geq V_{CC}-0.2V$ , $CS1\# \leq 0.2V$ , $CS2 \geq V_{CC}-0.2V$	
Data retention current	$I_{CCDR}$	—	0.45 <sup>*27</sup>	2	$\mu A$	$\sim +25^{\circ}C$	$V_{CC} = 3.0V$ , $V_{in} \geq 0V$ , (1) $CS2 \leq 0.2V$ or (2) $CS1\# \geq V_{CC}-0.2V$ , $CS2 \geq V_{CC}-0.2V$ or (3) $LB\# = UB\# \geq V_{CC}-0.2V$ , $CS1\# \leq 0.2V$ , $CS2 \geq V_{CC}-0.2V$
		—	0.6 <sup>*28</sup>	4	$\mu A$	$\sim +40^{\circ}C$	
		—	—	7	$\mu A$	$\sim +70^{\circ}C$	
		—	—	10	$\mu A$	$\sim +85^{\circ}C$	
Chip deselect time to data retention	$t_{CDR}$	0	—	—	ns	See retention waveform.	
Operation recovery time	$t_R$	5	—	—	ms		

Note 27. Typical parameter indicates the value for the center of distribution at 3.0V ( $T_a=25^{\circ}C$ ), and not 100% tested.


28. Typical parameter indicates the value for the center of distribution at 3.0V ( $T_a=40^{\circ}C$ ), and not 100% tested.

29. CS2 controls address buffer, WE# buffer, CS1# buffer, OE# buffer, LB# buffer, UB# buffer and DQ buffer. If CS2 controls data retention mode,  $V_{in}$  levels (address, WE#, CS1#, OE#, LB#, UB#, DQ) can be in the high impedance state. If CS1# controls data retention mode, CS2 must be  $CS2 \geq V_{CC}-0.2V$  or  $CS2 \leq 0.2V$ . The other inputs levels (address, WE#, OE#, LB#, UB#, DQ) can be in the high-impedance state.


Low Vcc Data Retention Timing Waveforms (CS1# controlled)



Low Vcc Data Retention Timing Waveforms (CS2 controlled)



Low Vcc Data Retention Timing Waveforms (LB#,UB# controlled)



Revision History	RMLV0816BGBG Data Sheet
------------------	-------------------------

Rev.	Date	Description	
		Page	Summary
1.00	2014.11.28	—	First Edition issued
2.00	2015.06.26	P.1, 4 P.4 P.12	Standby current $I_{SB1}$ : 25°C 0.6μA ->0.45μA (typ.), 40°C 2μA ->0.6μA (typ.) Average operating current $I_{CC2}$ : 25°C 2mA ->1.5mA (typ.) Data retention current $I_{CCDR}$ : 25°C 0.6μA ->0.45μA (typ.), 40°C 2μA ->0.6μA (typ.)
2.01	2020.02.20	Last page	Updated the Notice to the latest version

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.