

**Separate Sheet**

**Product Specifications of the RX130 Group**

(Note1) The xx differs depending on the package.  
 (Note2) R5F51305ADxx and R5F51305Agxx are only 100pin package

Group name		RX130			
Part No.*1		R5F51308ADxx *3	R5F51307ADxx *3	R5F51306ADxx *3	R5F51305ADxx *2*3
		R5F51308AGxx *4	R5F51307AGxx *4	R5F51306AGxx *4	R5F51305AGxx *2*4
Internal memory	Flash ROM	512 KB	384 KB	256 KB	128 KB
	RAM	48 KB	48 KB	32 KB	16 KB
	E2 data flash	8 KB			
Power supply voltage		1.8 - 5.5 V			
Maximum operating frequency		32 MHz			
Operating temperature		-40 - +85 °C*3 or -40 - +105 °C*4			
CPU core		RX CPU <ul style="list-style-type: none"> <li>• General purpose: Sixteen 32-bit registers</li> <li>• Control : Eight 32-bit registers</li> <li>• Accumulator: 64-bit registers</li> <li>• Multiplier: 32-bit multiplier</li> <li>• Divider: Yes</li> <li>• Multiply-accumulator: Yes (two types: memory-to-memory operations and register-to-register operations)</li> <li>• Basic instructions: 73 Variable-length instruction format</li> <li>• DSP instructions: 23</li> </ul>			
On-chip peripheral functions		Transfer functions	<ul style="list-style-type: none"> <li>• Data transfer controller (DTCa)</li> </ul>		
		Timers	<ul style="list-style-type: none"> <li>• Multi-function timer pulse unit 2: 16 bits × 6 channels (MTU2a)</li> <li>• Port output enable 2 (POE2a)</li> <li>• Compare match timer (CMT): 16 bits × 2 channels × 1 units</li> <li>• Independent watchdog timer (IWDTa): 14 bit × 1 channel</li> <li>• Real-time clock (RTCc) : 1 channel</li> <li>• Low Power Timer (LPT) : 16 bit × 1 channel</li> <li>• 8-bit timer (TMR) : (8 bit × 2 channels) × 2 units</li> </ul>		

	Communication functions	<ul style="list-style-type: none"> <li>Serial communications interface (SCIg) : 100-pin [ 6 channels], Below 80-pin [3 channels],</li> <li>Serial communications interface (SCIh) : 1 channels</li> <li>I2C bus interface (RII Ca) : 1 channels</li> <li>Serial peripheral interface (RSPIa) : 1 channels</li> <li>Remote Control Signal Receiver (REMC) : 2 channels</li> </ul>
	Cap touch functions	<ul style="list-style-type: none"> <li>100-pin / 80-pin [36 channels], 64-pin [32 channels], 48-pin [24 channels], Self-capacitance and mutual capacitance are supported.</li> </ul>
	Analog functions	<ul style="list-style-type: none"> <li>12-bit A/D converter (S12ADE) : 100-pin [24 channels],80-pin [17 channels], 64-pin [14 channels], 48-pin [10 channels]</li> <li>D/A converter (DAa): 80-pin [2 channels ], 64-pin [2 channels]、 48-pin [N/A]</li> <li>Comparator B(CMPBa) : 2 channels</li> </ul>
	Safety functions	<ul style="list-style-type: none"> <li>Clock frequency accuracy measurement circuit (CAC)</li> <li>Data operation circuit (DOC)</li> <li>14-bit Independent watchdog timer (IWDTa)</li> <li>Detection of 12-bit A/D converter analog input disconnection</li> <li>CRC calculator (CRC)</li> </ul>
	Clock generation circuit	<ul style="list-style-type: none"> <li>Main clock oscillator</li> <li>Sub-clock oscillator</li> <li>Low-speed on-chip oscillator (LOCO)</li> <li>High-speed on-chip oscillator (HOCO)</li> <li>IWDT-dedicated on-chip oscillator</li> <li>PLL frequency synthesizer</li> </ul>
	Others	<ul style="list-style-type: none"> <li>Event Link Controller (ELC)</li> <li>Multi-function Pin Controller (MPC)</li> <li>Power-on Reset Circuit (POR)</li> <li>Voltage Detection Circuit (LVDAb)</li> <li>Temperature Sensor (TEMPSA)</li> <li>Unique ID</li> </ul>
On-chip debugging function	Yes (with trace function)	
Low power consumption modes	3 modes <ul style="list-style-type: none"> <li>Sleep mode</li> <li>Deep sleep mode</li> <li>Software standby mode</li> </ul>	
Packages	100-pin LQFP (PLQP0100KB-B) 14 × 14 mm, 0.5 mm pitch 80-pin LQFP(PLQP0080KB-B)12 × 12 mm, 0.5 mm pitch 64-pin LQFP(PLQP0064KB-C)10 × 10 mm, 0.5 mm pitch 64-pin LQFP(PLQP0064GA-A)14 × 14 mm, 0.8mm pitch 48-pin LQFP(PLQP0048KB-B)7 × 7 mm, 0.5 mm pitch 48-pin HWQFN(PWQN0048KB-A)7 × 7 mm, 0.5 mm pitch	

###

(Remarks) All names of products or services mentioned in this press release are trademarks or registered trademarks of their respective owners.