ISLA11xP50 Output Data Timing and Synchronization

Overview

Capturing data from the ISLA11xP50 ADC is easily accomplished with current FPGA technology. The source-synchronous LVDS interface provides DDR output data at up to 500MHz with a 250MHz clock. The clock and data are aligned within ±250ps providing a wide guaranteed data-valid region of 1.5ns over the full range of process, voltage and temperature at 500MSPS operation.

Internally the input clock is immediately divided by two in order to clock the two ADC cores at half the output sample rate. Even though the 500MSPS output data stream is generated by two interleaved ADC cores, the output data is always delivered from a single ISLA11xP50 in a known sequence. Multiple ADCs with aligned input clock edges may not have aligned output clock edges due to the divide-by-two's uncertain output phase. The CLKOUTP signal can be high or low at the rising edge of the input clock unless specifically forced to a known state.

The ISLA11xP50 includes synchronization features making it easier to design systems requiring simultaneous sampling or further interleaved sampling. Synchronization may be as simple as using a single ADC output data clock or the CLKDIVRST pins to force synchronization. More complex approaches may use the PHASE_SLIP register to adjust timing. The best method will depend on many factors including the timing margin, the FPGA family, the FPGA design tools and printed circuit board (PCB) constraints. At 500MSPS operation the CLKDIVRSTP setup and hold timing may be challenging for some designs. These timing requirements may be effectively relaxed by gating the ADC input clock to provide additional margin.

This document is intended to provide basic guidance on the ISLA11xP50's output timing and synchronization methods.

Output Timing

The ISLA11xP50 input clock and data propagate through the ISLA11xP50 with a similar delay path in order to relax data capture timing requirements. The ADC output DATA will transition from one sample to the next within ±250ps of the CLKOUTP signal; leaving a wide data-valid window of 1.5ns at 500MSPS. CLKOUTP will be delayed from CLKP by 2.6ns to 3.3ns at 1.8V and +25°C as shown in Figure 1 or by 2.0ns to 3.6ns over the entire recommended operating range of 1.7V to 1.9V from -40°C to +85°C.

Internal Operation

The interleaved operation of the ISLA11xP50 requires the 500MHz input clock to be divided by two so that each core samples at 250MSPS. Figure 2 shows a conceptual view of the ADCs internal clock circuitry. The clock divider normally comes out of power-on reset in a random state so the output clock phase (CLK_A, CLK_B in Figure 2) is indeterminate. In normal operation with a single ADC the unknown clock phase does not matter and the output sample order is always correct. This may not be the case when synchronizing multiple ADCs. The uncertainty in CLKOUTP phase means the CLKOUTP rising edges may not be aligned across multiple ADCs driven by the same clock source. This possible phase difference as shown in Figure 3 can lead to an unexpected difference in sample time and sequence in the captured data.


**FIGURE 1. 1.8V AT +25°C ADC OUTPUT TIMING**

FIGURE 2. ADC INTERNAL DATA CLOCKING

NOTES:
1. Delay equals fixed pipeline latency (L cycles) plus fixed analog propagation delay td
2. CLKDIVRSTP setup and hold times are with respect to input sample clock rising edge.
   CLKDIVRSTN is not shown, but must be driven, and is the compliment of CLKDIVRSTP.
3. Either Output Clock Phase (phase 1 or phase 2) equally likely prior to synchronization.

FIGURE 3. MULTIPLE ADC CLKOUT PHASE UNCERTAINTY

FIGURE 4. MULTIPLE ADC SYNCHRONIZATION CIRCUITRY

Synchronization

The ISLA11xP50 provides two mechanisms to control the output clock phase:

1. The CLKDIVRSTP pins offer the simplest method to synchronize multiple ADCs. When CLKDIVRSTP is set high within the datasheet setup and hold times the CLKOUTP signal will always be forced to a known phase. Routing CLKP and CLKDIVRSTP to multiple ADCs with equal PCB delays allows all ADCs to be simultaneously set to the same sample phase. Assertion of CLKDIVRSTP may cause the internal DLL to lose lock for up to 52µs. Valid data may be captured after this 52µs period. This process must be completed after each power cycle or ADC reset.

2. The PHASE_SLIP register (0x71) can be written to effectively invert the CLKOUTP signal. The User Test Mode allows a pair of known values to be output but using these values to identify the clock phase relationship requires more FPGA code than using CLKDIVRSTP. After synchronization with CLKDIVRSTP the PHASE_SLIP register can be used to delay the output data to further interleave multiple ADCs.

If relaxed setup and hold times are required for CLKDIVRSTP the input clock can be gated off, CLKDIVRSTP set high then the clock re-enabled. Glitchless clock gating circuitry must be used to assure reliable operation.

Figure 4 illustrates the connections necessary to synchronize two ADCs with CLKDIVRSTP. Note that any mismatch in the CLKP and CLKDIVRSTP traces must be accounted for in the timing budget. Additional ADCs may be synchronized by extending the circuitry in Figure 4 for as many ADCs as necessary.

Multiple ADC Timing Margin

Device-to-device timing becomes important for two reasons when multiple devices are to be synchronized.

1. In some cases it may be possible to synchronize multiple ADCs by only using a single clock. This eliminates the clock phase uncertainty since all the data is captured by a single clock. The downside is reduced timing margin since each ADC will have slightly different timing. The dt_{CPD} specification can be used to quantify this uncertainty.

2. The FPGA must be able to manage the difference in clock delay through the ADCs in order to correctly capture the data. Managing timing where the clock may slip one or more cycles across the ADCs is simplified by current FPGA technology's ability to automatically align input data streams with a known pattern. Design examples are available from Xilinx (XAPP1064) and Altera (AN236). Search their web pages for 'source-synchronous ddr' to find more examples.

Each ADCs output data will transition within ±250ps of the CLKOUTP signal. CLKOUTP will be delayed from CLKP by 2.6ns to 3.3ns at 1.8V and +25°C as shown in Figure 5. When more than one ADCs output data is to be captured using a single CLKOUTP signal the valid data window is a minimum of 800ps (1.8V, +25°C).

**FIGURE 5. 1.8V AT +25°C MULTIPLE ADC TIMING SKEW**

FIGURE 6. 1.7V TO 1.9V AT -40°C TO +85°C MULTIPLE ADC TIMING SKEW

If the ADCs are at the opposite extremes of voltage and temperature (i.e. ADC1 sees 1.9V @ -40°C and ADC2 sees 1.7V at +85°C) the timing will be at the worst possible specified skew as shown in Figure 6. In this case, operation at 500MHz will most likely result in negative timing margin. This means a single ADCs output clock cannot be used to capture data from multiple ADCs without adjusting the FPGA capture for proper data sequence. Even when using each ADCs output clock the FPGA may have to tolerate a possible one cycle clock slip between devices.

Relative Output Clock Delay Matching (dt_{CPD})

A more realistic design will operate all the synchronized ADCs at the same voltage and temperature. This is the condition covered by the dt_{CPD} specification. This specification says CLKOUTP from all devices at the same voltage and temperature will fall with ±450ps of the nominal timing (CLKOUT_NOM) of CLKOUTP from any other ADC as shown in Figure 7. This means that both devices' CLKOUTP will be within a 900ps window bounded by the t_{CPD} specification over the full voltage and temperature range. Either device can lead or lag the nominal by up to 450ps so the FPGA must be able to manage up to a ±900ps delta between ADCs even when they are synchronized with CLKDIVRSTP. The ISLA11xP50's fixed pattern capability works with the FPGA's DDR capture circuitry to automatically enable robust data capture over a range of more than one clock cycle as described in application notes from Xilinx (XAPP1064) and Altera (AN236). The minimum valid data window for this condition is 600ps. The variation in the ±250ps data transition relative to the output clock is dominated by matching and is not correlated to the overall input to output clock delay.

FIGURE 7. PART-TO-PART TIMING FOR ADCS, EQUAL VOLTAGE AND TEMPERATURE

FIGURE 8. FPGA DATA CAPTURE

FPGA Data Capture

One possible FPGA data capture implementation is shown in Figure 8. The DDR clock receiver is used to generate the 180° DDR clock. The incoming data and clock are aligned within ±250ps from the ISLA11xP50 so the FPGA must also shift the clock relative to the data for optimum data capture. The data from any one ADC may be offset up to 900ps from any other ADC when they operate at the same voltage and temperature. Care must be taken to provide sufficient timing margin since the 900ps offset can be in either direction possibly affecting the DDR receiver's setup and hold time. Current FPGA data capture circuitry includes features that can simplify recovery of source synchronous DDR data streams.

Note

CLKP, CLKOUTP and CLKDIVRSTP all refer to the positive LVDS signals which also include the CLKN, CLKOUTN and CLKDIVRSTN complement signals. All LVDS signals must be routed as differential pairs. All timing numbers are for LVDS signals and are copied from the datasheet for convenience. The datasheet timing specifications take precedence in all cases since this document does not guarantee performance limits.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.

2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.

3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.

4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.

5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

    "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

    "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

    Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.

7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.

8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.

9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.

10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.

11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

RENESAS

Renesas Electronics Corporation

http://www.renesas.com