

## RL78/G12

### A/D Converter (Software Trigger and Sequential Conversion Modes) CC-RL

---

#### Introduction

This application note describes the procedures for performing A/D conversion on analog voltages using the RL78/G12's A/D converter (supporting software trigger and sequential conversion modes).

The sample program discussed in this application note performs data conversion on the A/D conversion results and places the converted values in the RL78/G12's internal RAM.

#### Target Device

RL78/G12

When applying the sample program covered in this application note to another microcomputer, modify the program according to the specifications for the target microcomputer and conduct an extensive evaluation of the modified program.

**Contents**

**1. Specification.....3**

**2. Operation Evaluate Conditions .....4**

**3. Related Application Note .....4**

**4. Description of the Hardware.....5**

**4.1 Hardware Configuration Example ..... 5**

**4.2 List of Pins to be Used ..... 5**

**5. Description of the Software .....6**

**5.1 Operation Outline ..... 6**

**5.2 List of Option Byte Settings..... 7**

**5.3 List of Variables ..... 7**

**5.4 List of Functions (Subroutine)..... 8**

**5.5 Function (Subroutine) Specifications ..... 8**

**5.6 Flowcharts ..... 9**

        5.6.1 CPU Initialization Function..... 10

        5.6.2 I/O Port Setup ..... 11

        5.6.3 Clock Generator Circuit Settings..... 13

        5.6.4 Setting up the A/D Converter ..... 14

        5.6.5 Main Processing..... 21

        5.6.6 A/D Conversion Start Processing ..... 22

**6. Sample Code .....24**

**7. Documents for Reference .....24**


### 1. Specification

This application note provides examples of using the software trigger and sequential conversion modes of the A/D converter. The A/D converter is placed in select mode and the analog signal input from the P20/ANI0 pin is converted to digital values. Subsequently, the conversion result is subjected to data conversion (shifting the data to the right) and the result is stored in the RL78/G12's internal RAM.

Table 1.1 lists the peripheral function to be used and its usage and figure 1.1 shows the outline of the conversion operation of the A/D converter.

**Table 1.1 Peripheral Function to be Used and its Usage**

| Peripheral Function | Usage  |
|---------------------|--|
| A/D converter       | Converts the level of the analog signal input from the P20/ANI0 pin. |



**Figure 1.1 Outline of the A/D Converter Conversion Processing**

## 2. Operation Evaluate Conditions

The sample code contained in this application note has been evaluated under the conditions listed in the table below.

**Table 2.1 Operation Check Conditions**

| Item   | Description   |
|--|---|
| Microcontroller used                                       | RL78/G12 (R5F1026A)   |
| Operating frequency  | <ul style="list-style-type: none"> <li>High-speed on-chip oscillator (HOCO) clock: 24 MHz</li> <li>CPU/peripheral hardware clock: 24 MHz</li> </ul> |
| Operating voltage  | 5.0 V (can run on a voltage range of 3.9 V to 5.5 V.)<br>LVD operation ( $V_{LVD}$ ): Reset mode 3.75 V +/- 0.07 V                                  |
| Integrated development environment (CS+)                   | CS+ for CC V3.01.00 from Renesas Electronics Corp.  |
| Assembler (CS+)  | CC-RL V1.01.00 from Renesas Electronics Corp.   |
| Integrated development environment (e <sup>2</sup> studio) | e <sup>2</sup> studio V4.0.2.008 from Renesas Electronics Corp.   |
| Assembler (e <sup>2</sup> studio)                          | CC-RL V1.01.00 from Renesas Electronics Corp.   |
| Integrated development environment (IAR)                   | IAR Embedded Workbench for Renesas RL78 V4.21.3 from IAR Systems.   |
| Assembler (IAR)  | IAR Assembler for Renesas RL78 V4.21.2.2420 from IAR Systems.   |
| Board used   | RL78/G12 target board (QB-R5F1026A-TB)  |

## 3. Related Application Note


The application note that is related to this application note is listed below for reference.

- RL78/G12 Initialization CC-RL (R01AN2582E) Application Note

## 4. Description of the Hardware

### 4.1 Hardware Configuration Example

Figure 4.1 shows an example of hardware configuration that is used for this application note.



**Figure 4.1 Hardware Configuration**

Note1 30-pin products only.

Caution 1. The purpose of this circuit is only to provide the connection outline and the circuit is simplified accordingly. When designing and implementing an actual circuit, provide proper pin treatment and make sure that the hardware's electrical specifications are met (connect the input-dedicated ports separately to V<sub>DD</sub> or V<sub>SS</sub> via a resistor).

2.V<sub>DD</sub> must be held at not lower than the LVD detection voltage (V<sub>LVD</sub>) that is specified as LVD.

### 4.2 List of Pins to be Used

Table 4.1 lists the pin to be used and its function.

**Table 4.1 Pin to be Used and its Function**

| Pin Name | I/O   | Description                     |
|----------|-------|---------------------------------|
| P20/ANI0 | Input | A/D converter analog input port |

## 5. Description of the Software

### 5.1 Operation Outline

This sample code performs A/D conversion on the analog voltage that is input to pin ANI0 using the software trigger and sequential conversion modes of the A/D converter. It awaits the end of A/D conversion in HALT mode. After A/D conversion is completed, the sample code shifts the result of A/D conversion 6 bits to the right and places the result in the internal RAM of the RL78/G12.

(1) Initialize the A/D converter.

<Setup conditions>

- Pin P20/ANI0 is used for the analog input.
- A/D conversion channel selection mode is set to select mode.
- A/D conversion operation mode is set to sequential conversion mode.
- A/D conversion is started using the software trigger.
- The A/D conversion end interrupt (INTAD) is used.

(2) The sample program sets the ADCS bit of the ADM0 register to 1 (A/D conversion start) to start A/D conversion

and executes the HALT instruction and into the HALT mode and wait for an A/D conversion end interrupt.

(3) After completing the A/D conversion of the voltage input from pin ANI0, the A/D converter transfers the result of A/D conversion to the ADCR register and generates an A/D conversion end interrupt.

(4) On release from the HALT mode in response to the A/D conversion end interrupt, the sample program reads the result of A/D conversion from the ADCR register, shifts the result 6 bits to the right, and stores the shifted data in the internal RAM of the RL78/G12.

(5) The chip returns to the HALT mode and waits for a next A/D conversion end interrupt.

## 5.2 List of Option Byte Settings

Table 5.1 summarizes the settings of the option bytes.

**Table 5.1 Option Byte Settings**

| Address | Setting Value | Description  |
|---------|---------------|--|
| 000C0H  | 01101110B     | Disables the watchdog timer.<br>(Stops counting after the release of the reset state.) |
| 000C1H  | 01010011B     | LVD reset mode, 3.75 V +/- 0.07 V  |
| 000C2H  | 11100000B     | HS mode, HOCO: 24 MHz  |
| 000C3H  | 10000101B     | Enables the on-chip debugger.  |

## 5.3 List of Variables

Table 5.2 lists the variable that is used by this sample program.

**Table 5.2 Variable**

| Type            | Variable Name | Contents                                    | Function Used |
|-----------------|---------------|---|---------------|
| 16-bit variable | RADCBUF       | Area for storing the A/D conversion results | main          |

## 5.4 List of Functions (Subroutine)

Table 5.3 lists the functions (subroutine) that are used by this sample program.

**Table 5.3 Functions (Subroutine)**

| Function Name | Outline                        |
|---------------|--------------------------------|
| RESET_START   | Initialize CPU at reset start. |
| SINIADC       | Initialize A/D converter.      |
| SSTARTAD      | Starts A/D conversion.         |

## 5.5 Function (Subroutine) Specifications

This section describes the specifications for the functions that are used in the sample code.

[Function Name] RESET\_START

---

|                     |  |
|---------------------|--|
| <b>Synopsis</b>     | Initialize CPU at reset start.   |
| <b>Explanation</b>  | Sets the stack pointer and, after making initial hardware settings, calls the main processing routine. |
| <b>Arguments</b>    | None   |
| <b>Return value</b> | None   |
| <b>Remarks</b>      | None   |

[Function Name] SINIADC

---

|                     |  |
|---------------------|--|
| <b>Synopsis</b>     | Initialize A/D converter.  |
| <b>Explanation</b>  | Sets the A/D converter to sequential conversion mode enabled, 10-bit conversion. |
| <b>Arguments</b>    | None   |
| <b>Return value</b> | None   |
| <b>Remarks</b>      | None   |

[Function Name] SSTARTAD

---

|                     |   |
|---------------------|---|
| <b>Synopsis</b>     | Start A/D conversion.   |
| <b>Explanation</b>  | Enables the A/D conversion end interrupt and starts A/D conversion operation. |
| <b>Arguments</b>    | None  |
| <b>Return value</b> | None  |
| <b>Remarks</b>      | None  |



### 5.6 Flowcharts

Figure 5.1 shows the overall flow of the sample program described in this application note.




Figure 5.1 Overall Flow

5.6.1 CPU Initialization Function

Figure 5.2 shows a flowchart of the CPU initialization function.





Figure 5.2 CPU Initialization

### 5.6.2 I/O Port Setup

Figure 5.3 shows the flowchart for I/O port setup.



**Figure 5.3 I/O Port Setup**

**Note** Refer to the section entitled "Flowcharts" in RL78/G12 Initialization Application Note CC-RL(R01AN2582E) for the configuration of the unused ports.

**Caution** Provide proper treatment for unused pins so that their electrical specifications are observed. Connect each of any unused input-only ports to  $V_{DD}$  or  $V_{SS}$  via separate resistors, independently.

Setting Up the Channel to be Used for A/D Conversion

- A/D port configuration register (ADPC)  
Switches between A/D converter analog input and digital I/O port.
- Port mode register 2 (PM2)  
Selects the I/O mode of each port.

Symbol: ADPC

|   |   |   |   |   |          |          |          |
|---|---|---|---|---|----------|----------|----------|
| 7 | 6 | 5 | 4 | 3 | 2        | 1        | 0        |
| 0 | 0 | 0 | 0 | 0 | ADPC2    | ADPC1    | ADPC0    |
| 0 | 0 | 0 | 0 | 0 | <b>0</b> | <b>1</b> | <b>0</b> |

Bits 3 to 0:

| ADPC2            | ADPC1    | ADPC0    | Available Analog Input |
|------------------|----------|----------|------------------------|
| 0                | 0        | 0        | ANI0 to ANI3           |
| 0                | 0        | 1        | None                   |
| <b>0</b>         | <b>1</b> | <b>0</b> | <b>ANI0</b>            |
| 0                | 1        | 1        | ANI0 to ANI1           |
| 1                | 0        | 0        | ANI0 to ANI2           |
| Other than above |          |          | Setting prohibited     |

Symbol: PM2

|   |   |   |   |      |      |      |          |
|---|---|---|---|------|------|------|----------|
| 7 | 6 | 5 | 4 | 3    | 2    | 1    | 0        |
| 1 | 1 | 1 | 1 | PM23 | PM22 | PM21 | PM20     |
| 1 | 1 | 1 | 1 | x    | x    | x    | <b>1</b> |


Bit 0:

| PM20     | PM20 I/O Mode Select                  |
|----------|---------------------------------------|
| 0        | Output mode (output buffer on)        |
| <b>1</b> | <b>Input mode (output buffer off)</b> |

Note: For details on the procedure for setting up the registers, refer to RL78/G12 User's Manual: Hardware.

### 5.6.3 Clock Generator Circuit Settings

Figure 5.4 shows a flowchart of the clock generator circuit settings.



**Figure 5.4 Clock Generator Circuit Settings**

Note: For details on the procedure for clock generator circuit settings (SINICK), refer to the section entitled "Flowcharts" in RL78/G12 Initialization Application Note CC-RL (R01AN2582E).

5.6.4 Setting up the A/D Converter

Figure 5.5 shows the flowchart for setting up the A/D converter.




Figure 5.5 A/D Converter Setup Flowchart

## RL78/G12 AD Converter (Software Trigger and Sequential Conversion Modes) CC-RL

Starting the Supply of Clock to the A/D Converter

- Peripheral enable register 0 (PER0)  
Starts the supply of the clock to the A/D converter.

Symbol: PER0

| 7      | 6 | 5        | 4       | 3      | 2      | 1 | 0      |
|--------|---|----------|---------|--------|--------|---|--------|
| TMKAEN | 0 | ADCEN    | IICA0EN | SAU1EN | SAU0EN | 0 | TAU0EN |
| x      | 0 | <b>1</b> | x       | x      | x      | 0 | x      |

Bit 5:

| ADCEN    | A/D converter input clock control Supply |
|----------|--|
| 0        | Stops input clock supply.                |
| <b>1</b> | <b>Enables input clock supply.</b>       |

Note: For details on the register setup procedures, refer to RL78/G12 User's Manual: Hardware.

## RL78/G12 AD Converter (Software Trigger and Sequential Conversion Modes) CC-RL

### Setting Up the A/D Conversion Time and Operation Mode

- A/D converter mode register 0 (ADM0)
  - Controls the A/D conversion operation.
  - Specifies the A/D conversion channel selection mode.

Symbol: ADM0

|      |          |          |          |          |          |          |      |
|------|----------|----------|----------|----------|----------|----------|------|
| 7    | 6        | 5        | 4        | 3        | 2        | 1        | 0    |
| ADCS | ADMD     | FR2      | FR1      | FR0      | LV1      | LV0      | ADCE |
| x    | <b>0</b> | <b>1</b> | <b>0</b> | <b>1</b> | <b>0</b> | <b>0</b> | x    |

Bit 6:

| ADMD     | A/D channel selection mode select |
|----------|-----------------------------------|
| <b>0</b> | <b>Select mode</b>                |
| 1        | Scan mode                         |

Bits 5 to 1:

| ADM0                 |          |          |          |          | Mode                     | Conversion Time Selection |                          |                          |                           |                           | Conversion Clock (f <sub>AD</sub> ) |                      |                          |
|----------------------|----------|----------|----------|----------|--------------------------|---------------------------|--------------------------|--------------------------|---------------------------|---------------------------|-------------------------------------|----------------------|--------------------------|
| FR2                  | FR1      | FR0      | LV1      | LV0      |                          | f <sub>CLK</sub> = 1 MHz  | f <sub>CLK</sub> = 4 MHz | f <sub>CLK</sub> = 8 MHz | f <sub>CLK</sub> = 16M Hz | f <sub>CLK</sub> = 24 MHz |                                     |                      |                          |
| 0                    | 0        | 0        | <b>0</b> | <b>0</b> | <b>Standard 1</b>        | Setting prohibited        | Setting prohibited       | Setting prohibited       | 76 μs                     | 50.67 μs                  | f <sub>CLK</sub> /64                |                      |                          |
| 0                    | 0        | 1        |          |          |                          |                           |                          | 76 μs                    | 38 μs                     | 25.33 μs                  | f <sub>CLK</sub> /32                |                      |                          |
| 0                    | 1        | 0        |          |          |                          |                           |                          | 76 μs                    | 38 μs                     | 19 μs                     | 12.67 μs                            | f <sub>CLK</sub> /16 |                          |
| 0                    | 1        | 1        |          |          |                          |                           |                          | 38 μs                    | 19 μs                     | 9.5 μs                    | 6.33 μs                             | f <sub>CLK</sub> /8  |                          |
| 1                    | 0        | 0        |          |          |                          |                           |                          | 28.5 μs                  | 14.25 μs                  | 7.125 μs                  | 4.75 μs                             | f <sub>CLK</sub> /6  |                          |
| <b>1</b>             | <b>0</b> | <b>1</b> |          |          |                          |                           |                          | 95 μs                    | 23.75 μs                  | 11.875 μs                 | 5.938 μs                            | <b>3.96 μs</b>       | <b>f<sub>CLK</sub>/5</b> |
| 1                    | 1        | 0        |          |          |                          |                           |                          | 76 μs                    | 19 μs                     | 9.5 μs                    | 4.75 μs                             | 3.17 μs              | f <sub>CLK</sub> /4      |
| 1                    | 1        | 1        |          |          |                          |                           |                          | 38 μs                    | 9.5 μs                    | 4.75 μs                   | 2.375 μs                            | Setting prohibited   | f <sub>CLK</sub> /2      |
| 0                    | 0        | 0        | 0        | 1        | Standard 2               | Setting prohibited        | Setting prohibited       | Setting prohibited       | 68 μs                     | 45.33 μs                  | f <sub>CLK</sub> /64                |                      |                          |
| 0                    | 0        | 1        |          |          |                          |                           |                          | 68 μs                    | 34 μs                     | 22.67 μs                  | f <sub>CLK</sub> /32                |                      |                          |
| 0                    | 1        | 0        |          |          |                          |                           |                          | 68 μs                    | 34 μs                     | 17 μs                     | 11.33 μs                            | f <sub>CLK</sub> /16 |                          |
| 0                    | 1        | 1        |          |          |                          |                           |                          | 34 μs                    | 17 μs                     | 8.5 μs                    | 5.67 μs                             | f <sub>CLK</sub> /8  |                          |
| 1                    | 0        | 0        |          |          |                          |                           |                          | 25.5 μs                  | 12.75 μs                  | 6.375 μs                  | 4.25 μs                             | f <sub>CLK</sub> /6  |                          |
| 1                    | 0        | 1        |          |          |                          |                           |                          | 85 μs                    | 21.25 μs                  | 10.625 μs                 | 5.3125 μs                           | 3.54 μs              | f <sub>CLK</sub> /5      |
| 1                    | 1        | 0        |          |          |                          |                           |                          | 68 μs                    | 17 μs                     | 8.5 μs                    | 4.25 μs                             | 2.83 μs              | f <sub>CLK</sub> /4      |
| 1                    | 1        | 1        |          |          |                          |                           |                          | 34 μs                    | 8.5 μs                    | 4.25 μs                   | 2.125 μs                            | Setting prohibited   | f <sub>CLK</sub> /2      |
| Other than the above |          |          |          |          | <input type="checkbox"/> | Setting prohibited        |                          |                          |                           |                           | <input type="checkbox"/>            |                      |                          |

Note: For details on the register setup procedures, refer to RL78/G12 User's Manual: Hardware.



Setting Up the A/D Conversion Trigger Mode

- A/D converter mode register 1 (ADM1)  
 Selects the A/D conversion trigger mode.  
 Selects the A/D conversion mode.

Symbol: ADM1

|          |          |          |   |   |   |          |          |
|----------|----------|----------|---|---|---|----------|----------|
| 7        | 6        | 5        | 4 | 3 | 2 | 1        | 0        |
| ADTMD1   | ADTMD0   | ADSCM    | 0 | 0 | 0 | ADTRS1   | ADTRS0   |
| <b>0</b> | <b>0</b> | <b>0</b> | 0 | 0 | 0 | <b>0</b> | <b>0</b> |

Bits 1 and 0:

| ADTRS1           | ADTRS0   | Selection of the hardware trigger signal                                      |
|------------------|----------|---|
| <b>0</b>         | <b>0</b> | <b>End of timer channel 1 count or capture end interrupt signal (INTTM01)</b> |
| 1                | 1        | 12-bit interval timer interrupt signal (INTIT)                                |
| Other than above |          | Setting prohibited  |

Bit 5:

| ADSCM    | Specification of the A/D Conversion Mode |
|----------|--|
| <b>0</b> | <b>Sequential conversion mode</b>        |
| 1        | One-shot conversion mode                 |

Bits 7 and 6:

| ADTMD1   | ADTMD0 | Selection of the Hardware Trigger Signal |
|----------|--------|--|
| <b>0</b> | —      | <b>Software trigger mode</b>             |
| 1        | 0      | Hardware trigger no-wait mode            |
| 1        | 1      | Hardware trigger wait mode               |

Note: For details on the register setup procedures, refer to RL78/G12 User's Manual: Hardware.

## RL78/G12 AD Converter (Software Trigger and Sequential Conversion Modes) CC-RL

### Setting Up the Reference Voltage

- A/D converter mode register 2 (ADM2)  
Sets up the reference voltage source.

Symbol: ADM2

| 7       | 6       | 5      | 4 | 3     | 2   | 1 | 0     |
|---------|---------|--------|---|-------|-----|---|-------|
| ADREFP1 | ADREFP0 | ADREFM | 0 | ADRCK | AWC | 0 | ADTYP |
| 0       | 0       | 0      | 0 | 0     | 0   | 0 | 0     |

Bit 0:

| ADTYP | Selection of the A/D Conversion Resolution |
|-------|--|
| 0     | 10-bit resolution                          |
| 1     | 8-bit resolution                           |

Bit 2:

| AWC | Specification of the Wakeup Function (SNOOZE mode) |
|-----|--|
| 0   | Do not use the SNOOZE mode function.               |
| 1   | Use the SNOOZE mode function.                      |

Bit 3:

| ADRCK | Checking the Upper Limit and Lower Limit Conversion Result Values  |
|-------|--|
| 0     | The interrupt signal (INTAD) is output when the ADLL register $\leq$ the ADCR register $\leq$ the ADUL register. |
| 1     | Interrupt signal (INTAD) is output when ADCR register $<$ ADLL register and ADUL register $<$ ADCR register.     |

Bit 5:

| ADREFM | Selection of the – Side Reference Voltage Source of the A/D Converter |
|--------|---|
| 0      | Supplied from V <sub>SS</sub> .                                       |
| 1      | Supplied from P21/AVREFM/ANI1.  |

Bits 7 and 6:

| ADREFP1 | ADREFP0 | Selection of the + Side Reference Voltage Source of the A/D Converter |
|---------|---------|---|
| 0       | 0       | Supplied from V <sub>DD</sub> .                                       |
| 0       | 1       | Supplied from P20/AVREFP/ANI0.  |
| 1       | 0       | Supplied from internal reference voltage (1.45V).                     |
| 1       | 1       | Setting prohibited  |

Note: For details on the register setup procedures, refer to RL78/G12 User's Manual: Hardware.

## RL78/G12 AD Converter (Software Trigger and Sequential Conversion Modes) CC-RL

### Setting up the Conversion Result Comparison Upper Limit/Lower Limit

- Conversion result comparison upper limit setting register (ADUL)
- Conversion result comparison lower limit setting register (ADLL)

Symbol: ADUL

| 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ADUL7 | ADUL6 | ADUL5 | ADUL4 | ADUL3 | ADUL2 | ADUL1 | ADUL0 |
| 1     | 1     | 1     | 1     | 1     | 1     | 1     | 1     |

Symbol: ADLL

| 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ADLL7 | ADLL6 | ADLL5 | ADLL4 | ADLL3 | ADLL2 | ADLL1 | ADLL0 |
| 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

### Specifying the Input Channel

- Analog input channel specification register (ADS)  
Specifies the input channel for the analog voltage to be subjected to A/D conversion.

Symbol: ADS

| 7     | 6 | 5 | 4    | 3    | 2    | 1    | 0    |
|-------|---|---|------|------|------|------|------|
| ADISS | 0 | 0 | ADS4 | ADS3 | ADS2 | ADS1 | ADS0 |
| 0     | 0 | 0 | 0    | 0    | 0    | 0    | 0    |

Bits 7, 4 to 0:

| ADISS            | ADS4 | ADS3 | ADS2 | ADS1 | ADS0 | Analog Input Channel | Input Source <sup>Note1</sup>              |
|------------------|------|------|------|------|------|----------------------|--|
| 0                | 0    | 0    | 0    | 0    | 0    | ANI0                 | P20/ANI0 pin/ $AV_{REFP}$ pin              |
| 0                | 0    | 0    | 0    | 0    | 1    | ANI1                 | P21/ANI1 pin/ $AV_{REFM}$ pin              |
| 0                | 0    | 0    | 0    | 1    | 0    | ANI2                 | P22/ANI2 pin                               |
| 0                | 0    | 0    | 0    | 0    | 1    | ANI3                 | P23/ANI3 pin                               |
| 0                | 1    | 0    | 0    | 0    | 0    | ANI16                | P10/ANI16 pin<br>P01/ANI16 pin             |
| 0                | 1    | 0    | 0    | 0    | 1    | ANI17                | P11/ANI17 pin<br>P00/ANI17 pin             |
| 0                | 1    | 0    | 0    | 1    | 0    | ANI18                | P12/ANI18 pin<br>P147/ANI18 pin            |
| 0                | 1    | 0    | 0    | 1    | 1    | ANI19                | P13/ANI19 pin<br>P120/ANI19 pin            |
| 0                | 1    | 0    | 1    | 0    | 0    | ANI20                | P14/ANI20 pin<br>—                         |
| 0                | 1    | 0    | 1    | 0    | 1    | ANI21                | P42/ANI21 pin<br>—                         |
| 0                | 1    | 0    | 1    | 1    | 0    | ANI22                | P41/ANI22 pin<br>—                         |
| 1                | 0    | 0    | 0    | 0    | 0    | —                    | Temperature sensor output                  |
| 1                | 0    | 0    | 0    | 0    | 1    | —                    | Internal reference voltage output (1.45 V) |
| Other than above |      |      |      |      |      | Setting prohibited   |  |

Note 1. First line applies to 20- and 24-pin products; second line applies to 30-pin products.

Note: For details on the register setup procedures, refer to RL78/G12 User's Manual: Hardware.

Setting Up End of A/D Conversion Interrupts

- Interrupt request flag register (IF1L)  
Clears the interrupt request flag.
- Interrupt mask flag register (MK1L)  
Disables interrupts.

Symbol: IF1L

|   |      |      |      |        |          |        |        |
|---|------|------|------|--------|----------|--------|--------|
| 7 | 6    | 5    | 4    | 3      | 2        | 1      | 0      |
| □ | FLIF | MDIF | KRIF | TMKAIF | ADIF     | TMIF03 | TMIF02 |
| x | x    | x    | x    | x      | <b>0</b> | x      | x      |

Bit 2:

|             |  |
|-------------|--|
| <b>ADIF</b> | <b>Interrupt Request Flag</b>                            |
| <b>0</b>    | <b>No interrupt request signal is generated.</b>         |
| 1           | Interrupt request is generated, interrupt request status |

Symbol: MK1L

|   |      |      |      |        |          |        |        |
|---|------|------|------|--------|----------|--------|--------|
| 7 | 6    | 5    | 4    | 3      | 2        | 1      | 0      |
| □ | FLMK | MDMK | KRMK | TMKAMK | ADMK     | TMMK03 | TMMK02 |
| x | x    | x    | x    | x      | <b>1</b> | x      | x      |

Bit 2:

|             |                                       |
|-------------|---------------------------------------|
| <b>ADMK</b> | <b>Interrupt Processing Control</b>   |
| 0           | Enables interrupt processing.         |
| <b>1</b>    | <b>Disables interrupt processing.</b> |

Note: For details on the register setup procedures, refer to RL78/G12 User's Manual: Hardware.

5.6.5 Main Processing

Figure 5.6 shows the flowchart for the main processing routine.





Figure 5.6 Main Processing

**5.6.6 A/D Conversion Start Processing**

Figure 5.7 shows a flowchart of the A/D conversion start processing.



**Figure 5.7 A/D Conversion Start Processing**

Starting Conversion Operation

- A/D converter mode register 0 (ADM0)  
Controls the A/D conversion operation.

Symbol: ADM0

|          |          |          |          |          |          |          |          |
|----------|----------|----------|----------|----------|----------|----------|----------|
| 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| ADCS     | ADMD     | FR2      | FR1      | FR0      | LV1      | LV2      | ADCE     |
| <b>1</b> | <b>x</b> | <b>x</b> | <b>x</b> | <b>x</b> | <b>x</b> | <b>x</b> | <b>1</b> |

Bit 0:

|             |  |
|-------------|--|
| <b>ADCE</b> | <b>A/D Voltage Comparator Operation Control</b>  |
| 0           | Stops A/D voltage comparator operation.          |
| <b>1</b>    | <b>Enables A/D voltage comparator operation.</b> |

Bit 7:

|             |   |
|-------------|---|
| <b>ADCS</b> | <b>A/D Conversion Operation Control</b> |
| 0           | Stops conversion operation.             |
| <b>1</b>    | <b>Enables conversion operation.</b>    |

Note: For details on the register setup procedures, refer to RL78/G12 User's Manual: Hardware.

## 6. Sample Code

The sample code is available on the Renesas Electronics Website.

## 7. Documents for Reference

RL78/G12 User's Manual: Hardware Rev.2.00 (R01UH0200EJ0200)

RL78 family User's Manual: Software Rev.2.20 (R01US0015EJ0220)

(The latest versions of the documents are available on the Renesas Electronics Website.)

Technical Updates/Technical Brochures

(The latest versions of the documents are available on the Renesas Electronics Website.)

All trademarks and registered trademarks are the property of their respective owners.



## Revision History

| Rev. | Date           | Description |  |
|------|----------------|-------------|--|
|      |                | Page        | Summary                                |
| 1.00 | Sep. 18, 2015  | —           | First edition issued                   |
| 2.00 | Nov.11, 2015   | 4           | Table 2.1: Added e <sup>2</sup> studio |
| 2.10 | June. 24. 2022 | 4           | Operation check condition is updated.  |

# General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

## 1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity.

Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

## 2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

## 3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

## 4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

## 5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

## 6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).

## 7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

## 8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/).