

RX Family/RA Family

PMBus Master-Slave communication using I2C bus interface (RIIC/I3C)

Summary

This application note is intended to explain how to use RX family RX26T group and RA family RA6T3 group to communicate and control PMBus. PMBus communication and control software includes PMBus Master software and PMBus Slave software. PMBus Master software executes in RX26T group, PMBus Slave software Execute in RX26T group, and RA6T3 group, and Execute PMBus communication between Master-Slave devices.

These sample programs are only to be used as reference and Renesas Electronics Corporation does not guarantee operations. Please use them after carrying out a thorough evaluation in a suitable environment.

Operation Check Device

The operation of the sample program is checked with the following devices.

- PMBus Master RX family RX26T Group (R5F526TFCDFP)
- PMBus Slave RX family RX26T Group (R5F526TFCDFP) RA family RA6T3 Group (R7FA6T3BB3CFM)

It is also applicable to RX/RA family that has the resources described in this application note or equivalent peripheral functions. (RX72T, RX66T, RX24T, RX23T, RX13T, RX72M, RX72N, RX66N, RA6T1, RA6T2, RA4T1 etc.)

Target Sample Program

The sample program for this application note is shown below.

- PMBus Master RX26T_MCBA_PMBUS_MASTER_E2S_V100 (IDE : e²studio) RX26T_MCBA_PMBUS_MASTER_CSP_V100 (IDE : CS+)
- PMBus Slave RX26T_MCBA_PMBUS_SLAVE_E2S_V100 (IDE : e²studio) RX26T_MCBA_PMBUS_SLAVE_CSP_V100 (IDE : CS+) RA6T3_MCILV1_PMBUS_SLAVE_E2S_V100 (IDE : e²studio)
- Reference materials
 - RX26T Group User's Manual Hardware (R01UH0979)
 - RA6T3 Group User's Manual Hardware (R01UH0998)
 - MCK-RX26T User's Manual (R12UZ0111)
 - MCK-RA6T3 User's Manual (R12UZ0114)
 - RX Famiky Sensorless Vector Control of a Permanent Magnet Synchronous Motor For MCK (R01AN6858)
 - Sensorless vector control for permanent magnetic synchronous motor For Renesas Flexible Motor Control (R01AN6839)



Contents

1.	Overview	4
1.1	Development Environment	5
2.	PMBus Outline	6
2.1	PMBus protocols	7
2.2	PMBus Command	15
3.	Hardware Description	
3.1	Hardware configuration	
3.2	Hardware Setup	
3.3	Configuration of MCU Function	
3.4	MCU peripheral function	
3.5	Port interface	
		04
4.	Operation procedure	
5.	Software Description	24
5. 5.1	PMBus Master softwares	
5.1.1		
5.1.2		
5.1.2		
5.1.2		
5.1.3	•	
5.1.4		
5.1.5	-	
5.1.6		
5.1.7	-	
5.1.8		
5.1.8		
5.1.8	.2 PMBus Master API flowchart	
5.1.8	.3 PMBus Master Drivers Flowchart	
5.2	PMBus Salve softwares	
5.2.1	PMBus Slave operation Sequence	
5.2.2	PMBus Slave status transitions	100
5.2.2	.1 PMBus Slave Middleware Application Layer status transitions	100
5.2.2	.2 PMBus Slave Driver Layer status transitions	108
5.2.3	PMBus Slave Function List	111
5.2.4	Customizing PMBus Slave Drivers	116
5.2.5		
5.2.6		
5.2.7		
5.2.8		
5.2.8		
5.2.8		
5.2.8	3 PMBus Slave Drivers Flowchart	



RX	Family/RA Family	PMBus Master-Slave communication using I2C bus interface (RIIC/I3C)
6.	PMBus command-tra	nsmit/receive test-result175

7.	FAQ1	76
7.	FAQ1	76



1. Overview

This application note is intended to provide PMBus communication and control methods using I2C bus interface (RIIC/I3C) ^{*1} installed in RX family and RA family. Connect RX26T group to PMBus Master and RX26T group or RA6T3 group to PMBus Slave for PMBus transmission and reception between both devices in Master-Slave. In this application note, the RX26T group of the PMBus master analyzes and processes PMBus commands from PC. Then, it controls and monitors a permanent-magnet synchronous motor connected from PMBus Master to PMBus Slave at 100kbps communication rate in a vector control method.

Although PMBus is a communication method widely used in power supply systems, this application note uses the Flexible Motor Control Kit for the motor system shown below as an alternative to a power supply system.

*1: RIIC/I3C supports communication compliant with SMBus (Ver.2.0).




Figure 1 System Configuration and Operation Overview of This Application Note



1.1 Development Environment

Table 1 shows the hardware development environment for this application note. Table 2 shows the development environment for software for this application note.

Master/Slave	MCU	Board name	Model
Master	RX26T (R5F526TFCDFP)	RX26T CPU Board	RTK0EMXE70C00000B
	-	USB-UART Conversion Module	Pmod-USBUART (Made by DIGILENT)
Slave	RX26T (R5F526TFCDFP)	MCK-RX26T Renesas Flexible Motor Control Kit for RX26T MCU Group (Include RX26T CPU Board)	RTK0EMXE70S00020BJ
	RA6T3 (R7FA6T3BB3CFM)	MCK-RA6T3 Renesas Flexible Motor Control Kit for RA6T3 MCU Group (Include RA6T3 CPU Board)	RTK0EMA330S00020BJ
	-	Motor (Included with RTK0EMXE70S00020BJ or RTK0EMXE70S00020BJ)	R42BLD30L3 (Made by MOONS')

Table 1 Hardware Development Environment

Table 2 Software Development Environment

Device	IDE version	RX Smart Configurator	FSP	Toolchain version ^{*1}
RX26T (R5F526TFCDFP)	CS+:V8.12.00 e ² studio:2024-07	Version 2.22.0 e ² studio plug-in version	-	CC-RX: V3.06.00
RA6T3 (R7FA6T3BB3CFM)	e ² studio:2024-07	-	V4.4.0	GCC ARM Embedded:13.2.1.arm-13-7

Note If the same version as the toolchain (C compiler) specified in the project does not exist in the import destination, the toolchain is not selected and an error occurs. Check the toolchain selection status in the project settings screen.

Refer to FAQ 3000404 for the selection procedure.

(https://en-support.renesas.com/knowledgeBase/18398339)



2. PMBus Outline

PMBus(Power Management Bus) is a general communication standard for power converters. It is based on SMBus communication standard for protocols derived from I2C. PMBus is used in servers, data sensors, and communication devices to monitor the power supply and set the power supply. PMBus is characterized by its ability to communicate with several slaves by synchronous communication of two-wire type (two-wire type of clock/data) based on SMBus, and is adopted mainly for industrial equipment. PMBus simplifies power-system component-to-component communication, enabling component configuration, control, and monitoring. Figure 2 shows a sample system configuration using PMBus.




Figure 2 Structure of PMBus



2.1 PMBus protocols

The protocol format of PMBus uses a SMBus compliant transaction protocol. The transaction protocol consists of Send Byte, Write Byte, Write Word, Block Write, Receive Byte, Read Byte, Read Word, Block Read. The transaction protocols are shown in Figure 3 to Figure 6. PMBus commands are classified into standard command protocol, group command protocol, zone command protocol, extended command protocol, and bus master protocol. Both are command protocols that consist of SMBus based transactions. Of the five command protocols classified, the Group Command Protocol, the Zone Command Protocol, and the Extended Command Protocol are protocols dedicated to PMBus that extend SMBus protocol. This application note controls and monitors slave equipment using standard commands. For others, only protocol process is implemented as a reference, so please confirm according to your purpose of use. Figure 7 shows the standard command protocol format. Figure 8 shows the group command protocol, Figure 9 and Figure 10 shows the extended command protocol, and Figure 11 shows the zone command protocol.




Figure 3 Transactional of Write protocol






Figure 4 Transactional of Write protocol with PEC






Figure 5 Transactional of Read protocol






Figure 6 Transactional of Read protocol with PEC




Figure 7 Standard Command Protocol

RX Family/RA Family PMBus Master-Slave communication using I2C bus interface (RIIC/I3C)




Figure 8 Group Command Protocol






Figure 9 Extended command protocol



RX Family/RA Family			٩N	/Βι	JS	Master-Slave commun	ica	tion ι	using	120	C bus interface	e (R	IIC/	13C)
•	Extended command Read Byte protocol with PEC													
		7	1	1	_	8		1			8	1	1	
s		SLAVE ADDRESS	w	А		COMMAND EXTENSION CODE	,	4	со	MM	IAND CODE	А		
	1	7		1	1	8		1			8	_	1	
	Sr	SLAVE ADDRESS		R	A	DATA BYTE		Α			PEC		NA	Ρ
•	Ext	ended command Wr	ite E	Byte	e pr	rotocol with PEC								
		7	1		1	8		1			8		1	_
s		SLAVE ADDRESS	v	v ,	A	COMMAND EXTENSION CODE		А		СС	MMAND CODE		A	
		8			1	8		1						
		DATA BYTE		,	A	PEC		А	Ρ					
•	Ext	ended command Re	ad V	Vor	d p	protocol with PEC								
		7 1 1				8 1	8		1	-				
s	S	LAVE ADDRESS W A				IMAND A COMMA	ND	CODE	A					
	1	7 1	1			8 1		8		1	8		1	
9	Sr	SLAVE ADDRESS R	A		LO	W DATA BYTE A HIG	6H D/	ATA BYT	Ē	A	PEC		N	A P
•	Extended command Write Word protocol with PEC													
		7	1		1	8		1			8		1	I
s		SLAVE ADDRESS	٧	v	A	COMMAND EXTENSION CODE		Α	A COMMAND CODE A					
		8			1	8		1	1 8		8		1	
		LOW DATA BYTE		1	A	HIGH DATA BYTE			A PEC			А	Ρ	

Figure 10 Extended command protocol with PEC

	· · ·						· · · · · · · · · · · · · · · · · · ·	
•	Zone Read Comm			•				
s	7 1 1 ZONE READ W A ADDRESS (28h) W A	8 COMMAND CONTROL CODE	A STATUS					
	7 1 1	8	1 7	1 1	8	1		
Sr	ZONE READ	STATUS	A SLAVE ADD		SLAVE PAGE	A		
	ADDRESS (28h)	RESPONSE DATA						
Sr.	7 1 1 ZONE READ R A	8 STATUS	1 7 A SLAVE ADD	1 1 DRESS PG A	8 SLAVE PAGE	1 N P		
Sr	ADDRESS (28h)	RESPONSE DATA	A SLAVE ADI	RESS PG A	SLAVE PAGE	IN P		
PG	= PAGE STATUS Bit							
•	Zone Read Comma	and Protocol with	n PMBus Co	ommand Code				
	7 1 1	8	1	8				
s	ZONE READ W A	COMMAND	A	COMMAND A				
	ADDRESS (28h)	CONTROL CODE		CODE				
	7 1 1 ZONE READ	8	1	8 1	7	1 1	8	1
Sr	ADDRESS (28h)	PMBUS DATA BYTE	A PMBU	S DATA BYTE A	SLAVE ADDRESS	PG A	SLAVE PAGE	Α
	7 1 1	8	1	8 1	7	1 1	8	1
Sr	ZONE READ ADDRESS (28h)	PMBUS DATA BYTE	A PMBU	S DATA BYTE A	SLAVE ADDRESS	PG A	SLAVE PAGE	N P
PG	= PAGE STATUS Bit							
•	Zone read comman	d protocol with F	PEC and st	atus response	data			
	7 1 1	8	1	8 1				
s	ZONE READ ADDRESS (28h) W A	COMMAND CONTROL CODE	A STA	TUS MASK A				
	7 1 1	8	1	7 1 1	8	1	8	1
Sr	ZONE READ ADDRESS (28h) R A	STATUS RESPONSE DATA	A SLAVE	ADDRESS PG A	SLAVE PAGE	А	PEC BYTE	Α
	7 1 1	8	1	7 1 1	8	1	8	1
Sr	ZONE READ ADDRESS (28h) R A	STATUS RESPONSE DATA	A SLAVE	ADDRESS PG A	SLAVE PAGE	N	PEC BYTE	N P
							l	
PC	= PAGE STATUS Bit							
	Zone Read Comma	and Protocol with	PEC. PME	Bus Command	Code			
	7 1 1	8 1	8					
s	ZONE READ ADDRESS (28h) W A C	COMMAND ONTROL CODE A P	MBUS COMMAND CODE	Α				
			8	1 7	1 1 8	8	1 8	1
Sr	ZONE READ ADDRESS (28h) R A	PMBUS DATA A	PMBUS DATA BYTE	A SLAVE ADDRESS	PG A SLAVE	PAGE	A PEC BYTE	Α
	7 1 1 ZONE READ	8 1 PMBUS DATA	8 PMBUS DATA			BACE	1 8	1
Sr	ADDRESS (28h) R A	BYTE	BYTE	A SLAVE ADDRESS	PG A SLAVE	PAGE	N PEC BYTE	N P
PG	= PAGE STATUS Bit							
•	 2-byte data, zone write command protocol with PMBus command code 							
1	7	1 1 8	1	1 8	3 1		8	1
s	ZONE WRITE	N A PME		A			HIGH DATA	A P
Ľ	ADDRESS (37h)	COMMAN	ND CODE	BY	TE		BYTE	

Figure 11 Zone Command Protocol



2.2 PMBus Command

PMBus has a predefined command to facilitate interconnection between devices. Commands are also prepared for future extensions and user-defined commands for easy customization. Table 3 lists PMBus commands and the transaction types associated with the commands.

This application note uses the command code 01h, 02h, 03h, 81h, 8Bh, 8Ch, 90h, 95h among the commands shown in Table 3.

Table 3 PMBus Commands List

: Commar	nds Used in this Application Note			
Command Code	Command Name	Transaction Type: Writing Data	Transaction Type: Reading Data	Number Of Data Bytes
00h	PAGE	Write Byte	Read Byte	1
01h	OPERATION	Write Byte	Read Byte	1
02h	ON_OFF_CONFIG	Write Byte	Read Byte	1
03h	CLEAR_FAULTS	Send Byte	N/A	0
04h	PHASE	Write Byte	Read Byte	1
05h	PAGE_PLUS_WRITE	Block Write	N/A	Variable
06h	PAGE_PLUS_READ	N/A	Block Write – Block Read Process Call	Variable
07h	ZONE_CONFIG	Write Word	Read Word	2
08h	ZONE_ACTIVE	Write Word	Read Word	2
09h	Reserved			
0Ah	Reserved			
0Bh	Reserved			
0Ch	Reserved			
0Dh	Reserved			
0Eh	Reserved			
0Fh	Reserved			
10h	WRITE_PROTECT	Write Byte	Read Byte	1
11h	STORE_DEFAULT_ALL	Send Byte	N/A	0
12h	RESTORE_DEFAULT_ALL	Send Byte	N/A	0
13h	STORE_DEFAULT_CODE	Write Byte	N/A	1
14h	RESTORE_DEFAULT_CODE	Write Byte	N/A	1
15h	STORE_USER_ALL	Send Byte	N/A	0
16h	RESTORE_USER_ALL	Send Byte	N/A	0
17h	STORE_USER_CODE	Write Byte	N/A	1
18h	RESTORE_USER_CODE	Write Byte	N/A	1
19h	CAPABILITY	N/A	Read Byte	1
1Ah	QUERY	N/A	Block Write- Block Read Process Call	1
1Bh	SMBALERT_MASK	Write Word	Block Write- Block Read Process Call	2



1Ch	Reserved			
1Dh	Reserved			
1Eh	Reserved			
1Fh	Reserved			
20h	VOUT_MODE	Write Byte	Read Byte	1
21h	VOUT_COMMAND	Write Word	Read Word	2
22h	VOUT_TRIM	Write Word	Read Word	2
23h	VOUT_CAL_OFFSET	Write Word	Read Word	2
24h	VOUT_MAX	Write Word	Read Word	2
25h	VOUT_MARGIN_HIGH	Write Word	Read Word	2
26h	VOUT_MARGIN_LOW	Write Word	Read Word	2
27h	VOUT_TRANSITION_RATE	Write Word	Read Word	2
28h	VOUT_DROOP	Write Word	Read Word	2
29h	VOUT_SCALE_LOOP	Write Word	Read Word	2
2Ah	VOUT_SCALE_MONITOR	Write Word	Read Word	2
2Bh	VOUT_MIN	Write Word	Read Word	2
2Ch	Reserved			
2Dh	Reserved			
2Eh	Reserved			
2Fh	Reserved			
30h	COEFFICIENTS	N/A	Block Write- Block Read Process Call	5
31h	POUT_MAX	Write Word	Read Word	2
32h	MAX_DUTY	Write Word	Read Word	2
33h	FREQUENCY_SWITCH	Write Word	Read Word	2
34h	POWER_MODE	Write Byte	Read Byte	1
35h	VIN_ON	Write Word	Read Word	2
36h	VIN_OFF	Write Word	Read Word	2
37h	INTERLEAVE	Write Word	Read Word	2
38h	IOUT_CAL_GAIN	Write Word	Read Word	2
39h	IOUT_CAL_OFFSET	Write Word	Read Word	2
3Ah	FAN_CONFIG_1_2	Write Byte	Read Byte	1
3Bh	FAN_COMMAND_1	Write Word	Read Word	2
3Ch	FAN_COMMAND_2	Write Word	Read Word	2
3Dh	FAN_CONFIG_3_4	Write Byte	Read Byte	1
3Eh	FAN_COMMAND_3	Write Word	Read Word	2
3Fh	FAN_COMMAND_4	Write Word	Read Word	2
40h	VOUT_OV_FAULT_LIMIT	Write Word	Read Word	2



41h	VOUT_OV_FAULT_RESPONSE	Write Byte	Read Byte	1
42h	VOUT_OV_WARN_LIMIT	Write Word	Read Word	2
43h	VOUT_UV_WARN_LIMIT	Write Word	Read Word	2
44h	VOUT_UV_FAULT_LIMIT	Write Word	Read Word	2
45h	VOUT_UV_FAULT_RESPONSE	Write Byte	Read Byte	1
46h	IOUT_OC_FAULT_LIMIT	Write Word	Read Word	2
47h	IOUT_OC_FAULT_RESPONSE	Write Byte	Read Byte	1
48h	IOUT_OC_LV_FAULT_LIMIT	Write Word	Read Word	2
49h	IOUT_OC_LV_FAULT_RESPONSE	Write Byte	Read Byte	1
4Ah	IOUT_OC_WARN_LIMIT	Write Word	Read Word	2
4Bh	IOUT_UC_FAULT_LIMIT	Write Word	Read Word	2
4Ch	IOUT_UC_FAULT_RESPONSE	Write Byte	Read Byte	1
4Dh	Reserved			
4Eh	Reserved			
4Fh	OT_FAULT_LIMIT	Write Word	Read Word	2
50h	OT_FAULT_RESPONSE	Write Byte	Read Byte	1
51h	OT_WARN_LIMIT	Write Word	Read Word	2
52h	UT_WARN_LIMIT	Write Word	Read Word	2
53h	UT_FAULT_LIMIT	Write Word	Read Word	2
54h	UT_FAULT_RESPONSE	Write Byte	Read Byte	1
55h	VIN_OV_FAULT_LIMIT	Write Word	Read Word	2
56h	VIN_OV_FAULT_RESPONSE	Write Byte	Read Byte	1
57h	VIN_OV_WARN_LIMIT	Write Word	Read Word	2
58h	VIN_UV_WARN_LIMIT	Write Word	Read Word	2
59h	VIN_UV_FAULT_LIMIT	Write Word	Read Word	2
5Ah	VIN_UV_FAULT_RESPONSE	Write Byte	Read Byte	1
5Bh	IIN_OC_FAULT_LIMIT	Write Word	Read Word	2
5Ch	IIN_OC_FAULT_RESPONSE	Write Byte	Read Byte	1
5Dh	IIN_OC_WARN_LIMIT	Write Word	Read Word	2
5Eh	POWER_GOOD_ON	Write Word	Read Word	2
5Fh	POWER_GOOD_OFF	Write Word	Read Word	2
60h	TON_DELAY	Write Word	Read Word	2
61h	TON_RISE	Write Word	Read Word	2
62h	TON_MAX_FAULT_LIMIT	Write Word	Read Word	2
63h	TON_MAX_FAULT_RESPONSE	Write Byte	Read Byte	1
64h	TOFF_DELAY	Write Word	Read Word	2
65h	TOFF_FALL	Write Word	Read Word	2



66h	TOFF_MAX_WARN_LIMIT	Write Word	Read Word	2
67h	Reserved (Was Used In Revision 1.0)			
68h	POUT_OP_FAULT_LIMIT	Write Word	Read Word	2
69h	POUT_OP_FAULT_RESPONSE	Write Byte	Read Byte	1
6Ah	POUT_OP_WARN_LIMIT	Write Word	Read Word	2
6Bh	PIN_OP_WARN_LIMIT	Write Word	Read Word	2
6Ch	Reserved			
6Dh	Reserved			
6Eh	Reserved			
6Fh	Reserved			
70h	Reserved (Test Input Fuse A)			
71h	Reserved (Test Input Fuse B)			
72h	Reserved (Test Input OR-ing A)			
73h	Reserved (Test Input OR-ing B)			
74h	Reserved (Test Output OR-ing)			
75h	Reserved			
76h	Reserved			
77h	Reserved			
78h	STATUS_BYTE	Write Byte	Read Byte	1
79h	STATUS_WORD	Write Word	Read Word	2
7Ah	STATUS_VOUT	Write Byte	Read Byte	1
7Bh	STATUS_IOUT	Write Byte	Read Byte	1
7Ch	STATUS_INPUT	Write Byte	Read Byte	1
7Dh	STATUS_TEMPERATURE	Write Byte	Read Byte	1
7Eh	STATUS_CML	Write Byte	Read Byte	1
7Fh	STATUS_OTHER	Write Byte	Read Byte	1
80h	STATUS_MFR_SPECIFIC	Write Byte	Read Byte	1
81h	STATUS_FANS_1_2	Write Byte	Read Byte	1
82h	STATUS_FANS_3_4	Write Byte	Read Byte	1
83h	READ_KWH_IN	N/A	Read 32	4
84h	READ_KWH_OUT	N/A	Read 32	4
85h	READ_KWH_CONFIG	Write Word	Read Word	2
86h	READ_EIN	N/A	Block Read	5
87h	READ_EOUT	N/A	Block Read	5
88h	READ_VIN	N/A	Read Word	2
89h	READ_IIN	N/A	Read Word	2
8Ah	READ_VCAP	N/A	Read Word	2



RX Family/RA Family	PMBus Master-Slave communication using I2C bus interface (RIIC/I3C)
rover anning/rover anning	

8Bh	READ_VOUT	N/A	Read Word	2
8Ch	READ_IOUT	N/A	Read Word	2
8Dh	READ_TEMPERATURE_1	N/A	Read Word	2
8Eh	READ_TEMPERATURE_2	N/A	Read Word	2
8Fh	READ_TEMPERATURE_3	N/A	Read Word	2
90h	READ_FAN_SPEED_1	N/A	Read Word	2
91h	READ_FAN_SPEED_2	N/A	Read Word	2
92h	READ_FAN_SPEED_3	N/A	Read Word	2
93h	READ_FAN_SPEED_4	N/A	Read Word	2
94h	READ_DUTY_CYCLE	N/A	Read Word	2
95h	READ_FREQUENCY	N/A	Read Word	2
96h	READ_POUT	N/A	Read Word	2
97h	READ_PIN	N/A	Read Word	2
98h	PMBUS_REVISION	N/A	Read Byte	1
99h	MFR_ID	Block Write	Block Read	Variable
9Ah	MFR_MODEL	Block Write	Block Read	Variable
9Bh	MFR_REVISION	Block Write	Block Read	Variable
9Ch	MFR_LOCATION	Block Write	Block Read	Variable
9Dh	MFR_DATE	Block Write	Block Read	Variable
9Eh	MFR_SERIAL	Block Write	Block Read	Variable
9Fh	APP_PROFILE_SUPPORT	N/A	Block Read	Variable
A0h	MFR_VIN_MIN	N/A	Read Word	2
A1h	MFR_VIN_MAX	N/A	Read Word	2
A2h	MFR_IIN_MAX	N/A	Read Word	2
A3h	MFR_PIN_MAX	N/A	Read Word	2
A4h	MFR_VOUT_MIN	N/A	Read Word	2
A5h	MFR_VOUT_MAX	N/A	Read Word	2
A6h	MFR_IOUT_MAX	N/A	Read Word	2
A7h	MFR_POUT_MAX	N/A	Read Word	2
A8h	MFR_TAMBIENT_MAX	N/A	Read Word	2
A9h	MFR_TAMBIENT_MIN	N/A	Read Word	2
AAh	MFR_EFFICIENCY_LL	N/A	Block Read	14
ABh	MFR_EFFICIENCY_HL	N/A	Block Read	14
ACh	MFR_PIN_ACCURACY	N/A	Read Byte	1
ADh	IC_DEVICE_ID	N/A	Block Read	Variable
AEh	IC_DEVICE_REV	N/A	Block Read	Variable
AFh	Reserved			



RX Family/RA Family

PMBus Master-Slave communication using I2C bus interface (RIIC/I3C)

кл гапшу/		ve communication us	ing 120 bus internace	(10/130)
B0h	USER_DATA_00	Block Write	Block Read	Variable
B1h	USER_DATA_01	Block Write	Block Read	Variable
B2h	USER_DATA_02	Block Write	Block Read	Variable
B3h	USER_DATA_03	Block Write	Block Read	Variable
B4h	USER_DATA_04	Block Write	Block Read	Variable
B5h	USER_DATA_05	Block Write	Block Read	Variable
B6h	USER_DATA_06	Block Write	Block Read	Variable
B7h	USER_DATA_07	Block Write	Block Read	Variable
B8h	USER_DATA_08	Block Write	Block Read	Variable
B9h	USER_DATA_09	Block Write	Block Read	Variable
BAh	USER_DATA_10	Block Write	Block Read	Variable
BBh	USER_DATA_11	Block Write	Block Read	Variable
BCh	USER_DATA_12	Block Write	Block Read	Variable
BDh	USER_DATA_13	Block Write	Block Read	Variable
BEh	USER_DATA_14	Block Write	Block Read	Variable
BFh	USER_DATA_15	Block Write	Block Read	Variable
C0h	MFR_MAX_TEMP_1	Write Word	Read Word	2
C1h	MFR_MAX_TEMP_2	Write Word	Read Word	2
C2h	MFR_MAX_TEMP_3	Write Word	Read Word	2
C3h	Reserved			
C4h	MFR_SPECIFIC_C4	Mfr. Defined	Mfr. Defined	Mfr. Defined
C5h	MFR_SPECIFIC_C5	Mfr. Defined	Mfr. Defined	Mfr. Defined
C6h	MFR_SPECIFIC_C6	Mfr. Defined	Mfr. Defined	Mfr. Defined
C7h	MFR_SPECIFIC_C7	Mfr. Defined	Mfr. Defined	Mfr. Defined
C8h	MFR_SPECIFIC_C8	Mfr. Defined	Mfr. Defined	Mfr. Defined
C9h	MFR_SPECIFIC_C9	Mfr. Defined	Mfr. Defined	Mfr. Defined
CAh	MFR_SPECIFIC_CA	Mfr. Defined	Mfr. Defined	Mfr. Defined
CBh	MFR_SPECIFIC_CB	Mfr. Defined	Mfr. Defined	Mfr. Defined
CCh	MFR_SPECIFIC_CC	Mfr. Defined	Mfr. Defined	Mfr. Defined
CDh	MFR_SPECIFIC_CD	Mfr. Defined	Mfr. Defined	Mfr. Defined
CEh	MFR_SPECIFIC_CE	Mfr. Defined	Mfr. Defined	Mfr. Defined
CFh	MFR_SPECIFIC_CF	Mfr. Defined	Mfr. Defined	Mfr. Defined
D0h	MFR_SPECIFIC_D0	Mfr. Defined	Mfr. Defined	Mfr. Defined
D1h	MFR_SPECIFIC_D1	Mfr. Defined	Mfr. Defined	Mfr. Defined



RX Family/RA Family

PMBus Master-Slave communication using I2C bus interface (RIIC/I3C)

D2h	MFR_SPECIFIC_D2	Mfr. Defined	Mfr. Defined	Mfr. Defined
D3h	MFR_SPECIFIC_D3	Mfr. Defined	Mfr. Defined	Mfr. Defined
D4h	MFR_SPECIFIC_D4	Mfr. Defined	Mfr. Defined	Mfr. Defined
D5h	MFR_SPECIFIC_D5	Mfr. Defined	Mfr. Defined	Mfr. Defined
D6h	MFR_SPECIFIC_D6	Mfr. Defined	Mfr. Defined	Mfr. Defined
D7h	MFR_SPECIFIC_D7	Mfr. Defined	Mfr. Defined	Mfr. Defined
D8h	MFR_SPECIFIC_D8	Mfr. Defined	Mfr. Defined	Mfr. Defined
D9h	MFR_SPECIFIC_D9	Mfr. Defined	Mfr. Defined	Mfr. Defined
DAh	MFR_SPECIFIC_DA	Mfr. Defined	Mfr. Defined	Mfr. Defined
DBh	MFR_SPECIFIC_DB	Mfr. Defined	Mfr. Defined	Mfr. Defined
DCh	MFR_SPECIFIC_DC	Mfr. Defined	Mfr. Defined	Mfr. Defined
DDh	MFR_SPECIFIC_DD	Mfr. Defined	Mfr. Defined	Mfr. Defined
DEh	MFR_SPECIFIC_DE	Mfr. Defined	Mfr. Defined	Mfr. Defined
DFh	MFR_SPECIFIC_DF	Mfr. Defined	Mfr. Defined	Mfr. Defined
E0h	MFR_SPECIFIC_E0	Mfr. Defined	Mfr. Defined	Mfr. Defined
E1h	MFR_SPECIFIC_E1	Mfr. Defined	Mfr. Defined	Mfr. Defined
E2h	MFR_SPECIFIC_E2	Mfr. Defined	Mfr. Defined	Mfr. Defined
E3h	MFR_SPECIFIC_E3	Mfr. Defined	Mfr. Defined	Mfr. Defined
E4h	MFR_SPECIFIC_E4	Mfr. Defined	Mfr. Defined	Mfr. Defined
E5h	MFR_SPECIFIC_E5	Mfr. Defined	Mfr. Defined	Mfr. Defined
E6h	MFR_SPECIFIC_E6	Mfr. Defined	Mfr. Defined	Mfr. Defined
E7h	MFR_SPECIFIC_E7	Mfr. Defined	Mfr. Defined	Mfr. Defined
E8h	MFR_SPECIFIC_E8	Mfr. Defined	Mfr. Defined	Mfr. Defined
E9h	MFR_SPECIFIC_E9	Mfr. Defined	Mfr. Defined	Mfr. Defined
EAh	MFR_SPECIFIC_EA	Mfr. Defined	Mfr. Defined	Mfr. Defined
EBh	MFR_SPECIFIC_EB	Mfr. Defined	Mfr. Defined	Mfr. Defined
ECh	MFR_SPECIFIC_EC	Mfr. Defined	Mfr. Defined	Mfr. Defined
EDh	MFR_SPECIFIC_ED	Mfr. Defined	Mfr. Defined	Mfr. Defined
EEh	MFR_SPECIFIC_EE	Mfr. Defined	Mfr. Defined	Mfr. Defined
EFh	MFR_SPECIFIC_EF	Mfr. Defined	Mfr. Defined	Mfr. Defined



F0h	MFR_SPECIFIC_F0	Mfr. Defined	Mfr. Defined	Mfr.
				Defined
F1h	MFR_SPECIFIC_F1	Mfr. Defined	Mfr. Defined	Mfr.
				Defined
F2h	MFR_SPECIFIC_F2	Mfr. Defined	Mfr. Defined	Mfr.
				Defined
F3h	MFR_SPECIFIC_F3	Mfr. Defined	Mfr. Defined	Mfr.
				Defined
F4h	MFR_SPECIFIC_F4	Mfr. Defined	Mfr. Defined	Mfr.
				Defined
F5h	MFR_SPECIFIC_F5	Mfr. Defined	Mfr. Defined	Mfr.
				Defined
F6h	MFR_SPECIFIC_F6	Mfr. Defined	Mfr. Defined	Mfr.
				Defined
F7h	MFR_SPECIFIC_F7	Mfr. Defined	Mfr. Defined	Mfr.
				Defined
F8h	MFR_SPECIFIC_F8	Mfr. Defined	Mfr. Defined	Mfr.
				Defined
F9h	MFR_SPECIFIC_F9	Mfr. Defined	Mfr. Defined	Mfr.
				Defined
FAh	MFR_SPECIFIC_FA	Mfr. Defined	Mfr. Defined	Mfr.
				Defined
FBh	MFR_SPECIFIC_FB	Mfr. Defined	Mfr. Defined	Mfr.
				Defined
FCh	MFR_SPECIFIC_FC	Mfr. Defined	Mfr. Defined	Mfr.
				Defined
FDh	MFR_SPECIFIC_FD	Mfr. Defined	Mfr. Defined	Mfr.
				Defined
FEh	MFR_SPECIFIC_COMMAND EXT	Extended Command	Extended	Mfr
			Command	Defined
FFh	PMBUS_COMMAND_EXT	Extended Command	Extended	Mfr
			Command	Defined



3. Hardware Description

The boards and parts used in this application note are shown in Table 4.

No.	Board and Part Name	Model	Master/ Slave	Remarks
1	CPU Board	RTK0EMXE70C00000BJ	Master & Slave	Renesas CPU evaluation board with R5F526TFCDFP included in MCK- RX26T(RTK0EMXE70S00020BJ)
		RTK0EMA330C00000BJ	Slave	Renesas CPU evaluation board with R7FA6T3BB3CFM included in MCK- RA6T3(RTK0EMA330S00020BJ)
2	Inverter Board	RTK0EM0000B12020BJ	Slave	Renesas Motor drive evaluation inverter board Included in MCK- RX26T(RTK0EMXE70S00020BJ), OR MCK-RA6T3(RTK0EMA330S00020BJ)
3	USB-UART Conversion board	Pmod-USBUART	Master	DIGILENT'S USB-UART converter that connects USB of PC to SCI of MCU
4	Motor	R42BLD30L3	Slave	Renesas MOONS'-made brushless DC motor (rated 36V,1.67A) included in MCK-RX26T(RTK0EMXE70S00020BJ), OR MCK-RA6T3(RTK0EMA330S00020BJ)

Table 4 Boards Used and Parts List

3.1 Hardware configuration

Figure 12 shows the hardware configuration used in this application note. Figure 13 to Figure 16 show the external views and schematic specifications of each board. The board information is written in abbreviated form. For details such as the latest specifications, refer to the user's manuals to various boards in the reference material of summary.




Figure 12 Hardware configuration diagram



item		Specification
Product name		CPU Board
Board part No.		RTK0EMXE70C00000BJ
Compatible inve	rter board	RTK0EM0000B12020BJ
External view		
		Note: The actual product may differ from this photo.
Mounted MCU	Product group	RX26T group
	Product No.	R5F526TFCDFP
	CPU maximum operating frequency	120MHz
	Bit count	32 bit
	Package / Pin count	LFQFP / 100 pin
	ROM	512KB
MCU input clock		10MHz (Generate with external crystal oscillator)
Power supply		DC 5V,3.3V (selectable with jumper switch)
and cappy		Select one way automatically from the below
		 Power is supplied from compatible inverter board
		 Power is supplied from USB connector
Debugger		E2OB (Onboard debugger circuit)
Connector		Inverter board connector
Connector		USB connector for E2 OB
		SCI connector for Renesas Motor Workbench communication
		Through hole for CAN communication
		Through hole for SPI communication
Switch		PMOD connectors MCU reset switch

Figure 13 RX26T CPU Board used in PMBus Master



Item	Specification	
Kit product name	MCK-RX26T	
Kit product No.	RTK0EMXE70S00020BJ	
Kit configuration	Inverter Board RTK0EM0000B12020BJ	
rationinguration	CPU Board	RTK0EMXE70C00000BJ
	Communication board	RTK0EMXC90Z00000BJ
	Brushless DC Motor	R42BLD30L3 (MOONS')
	Brushless DC Motor	Rated voltage : 36[V]
		Rated current : 1.67[A]
Isolation	Inverter board - CPU board : Non-isolated	Rated burlent : Horpy
looiddoll	Communication board – CPU board : isolate	(up to 1k)/pue)
Board size	Note: The actual product	may differ from this photo.
Doard Size	CPU board : 109 mm (W) x 109 mm (L)	
	Comunication board : 89mm(W) × 52mm(L)	
Operating temperature	Room temperature	
Operating humidity	No condensation allowed	
EMC Directive	EN61326-1:2021	
LING DIRECtive	ENO 1320-1.2021 EMI : Class A	
	EMS : Basic Electromagnetic environme	nt
	Lucio Liota cinagno do cinvito initi	

Figure 14 Flexible Motor Control Kit for RX26T Groups used in PMBus Slave

Item	Specification		
Kit product name	MCK-RA6T3		
Kit product No.	RTK0EMA330S00020BJ		
Kit configuration	Inverter Board	RTK0EM0000B12020BJ	
	CPU Board RTK0EMA330C00000BJ		
	Brushless DC Motor	R42BLD30L3 (MOONS') Rated voltage : 36[V] Rated current : 1.67[A]	
Isolation	Inverter board - CPU board : Non-is	solated	
Board size	Note: The actu	Note: The actual product may differ from this photo.	
Doard Size			
Operating temperature	CPU board : 109 mm (W) x 109 mm	n (L)	
	Room temperature		
Operating humidity	No condensation allowed		
EMC Directive	EN61326-1:2021 EMI:Class A		
	EMS : Basic Electromagnetic el	nvironment	

Figure 15 Flexible Motor Control Kit for RA6T3 Groups used in PMBus Slave






Figure 16 DIGILENT's Pmod USBUART



3.2 Hardware Setup

Connect RX26T CPU Board of PMBus Master and PC, and RX26T CPU Board of PMBus Master and RX26T CPU Board or RA6T3 CPU Board of PMBus Slave as shown in Figure 12 Hardware Configuration Diagram. Figure 17 shows the board terminal connections. For details on how to handle the flexible motor control kit, such as connection with motor, refer to the user's manual to the flexible motor control kit described in the <u>reference material of summary</u>.




Figure 17 Device Connection diagram



3.3 Configuration of MCU Function

The configuration for connecting MCU function is shown in Figure 18.




Figure 18 MCU Function Connection Configuration Diagram



3.4 MCU peripheral function

Table 5 lists shows the peripheral functions of RX26T group of PMBus Master, RX26T group of PMBus Slave, and RA6T3 group of PMBus Slave used in this system.

Table 5 Peripheral Functions List				
Device	Peripheral functions	Usage		
RX26T group	RSCI11	Use for communication with PC Terminal Soft.		
(PMBus Master)	RIIC0	Use as the master for PMBus communication.		
	TMR	Use unit0 for PMBus communication time-out monitoring.		
RX26T group	RIIC0	Use as a slave for PMBus communication.		
(PMBus Slave)	TMR	Use unit0 for PMBus communication time-out monitoring.		
	S12AD	Use for the following functions:		
		Inverter bus voltage measurement		
		Rotation speed command value input (analog value)		
		U-phase current measurement		
		W-phase current measurement		
	MTU3	Use ch3,4 for the following functions:		
		• U-phase PWM output ($U_{p / J} U_n$)		
		• V-phase PWM output (V_{p}/V_n)		
		• W-phase PWM output ($W_{p/}W_{n}$)		
	POE3	Use for PWM emergency-stop when overcurrent is detected.		
	CMT	Speed control interval timer		
	IWDT	Independent Watchdog Timer		
RA6T3 group	I3C	Use as slave for PMBus communication.		
(PMBus Slave)	GPT	Use ch5 for PMBus communication time-out monitoring.		
	ADC12	Use for the following functions:		
		Inverter bus voltage measurement		
		· Rotation speed command value input (analog value)		
		U-phase current measurement		
		V-phase current measurement		
		W-phase current measurement		
	GPT	Use ch1,2,3 for the following functions:		
		• U-phase PWM output ($U_{p/}U_{n}$)		
		• V-phase PWM output ($V_{p/}V_n$)		
		• W-phase PWM output ($W_{p/}W_{n}$)		
	POEG	Use for PWM emergency-stop when overcurrent is detected.		
	AGTW	Speed control interval timer		

Table 5 Peripheral Functions List

3.5 Port interface

Table 6 lists port interfaces of RX26T group of PMBus Master, RX26T group and RA6T3 group of PMBus Slave.

Device	Peripheral	Port name	Usage
	functions		
RX26T group	RSCI11	PB5_TXD11	Use for communication with PC
(PMBus Master)		PB6_RXD11	Terminal Soft.
	RIIC0	PB1_SCL	Use as the master for PMBus
		PB2_SDA	communication.
	GPIO	P21	LED1 control
		P20	LED2 control
		P65	LED3 control
		P64	LED4 control
RX26T group	RIIC0	PB1_SCL	Use as slave for PMBus
(PMBus Slave)		PB2_SDA	communication.
	S12AD	P43/ANI003	Inverter bus voltage measurement
		P50/ANI204	Rotation speed command value input (VR In, analog value)
		P40/ANI000	U-phase current measurement
		P42/ANI002	W-phase current measurement
	MTU3	P73/MTIOC4B	PWM output (Up) / "High" active
		P72/MTIOC4A	PWM output (V_p) / "High" active
		P71/MTIOC3B	PWM output (W _p) / "High" active
		P76/MTIOC4D	PWM output (U _n) / "High" active
		P75/MTIOC4C	PWM output (V_n) / "High" active
		P74/MTIOC3D	PWM output (W _n) / "High" active
	POE3	P70/POE0#	Use for PWM emergency-stop when
			overcurrent detected.
	GPIO	P23	START/STOP toggle switch
		P22	ERROR RESET push-switch
		P21	LED1 control
		P20	LED2 control
RA6T3 group	I3C	P205_SCL0	Use as slave for PMBus
(PMBus Slave)		P206_SDA0_C	communication.
	ADC12	P000/ANI000	U-phase current measurement
		P001/ANI001	V-phase current measurement
		P002/ANI002	W-phase current measurement
		P004/ANI004	Inverter bus voltage measurement
		P005/ANI005	Rotation speed command value input (VR In, analog value)
	GPT	P409/GTIOC1A	PWM output (Up) / "High" active
		P103/GTIOC2A	PWM output (V _P) / "High" active
		P111/GTIOC3A	PWM output (W _P) / "High" active
		P408/GTIOC1B	PWM output (U _n) / "High" active
		P102/GTIOC2B	PWM output (V_n) / "High" active
		P112/GTIOC3B	PWM output (W _n) / "High" active
	POEG	P104/GTERGB	Use for PWM emergency-stop when overcurrent detection

Table 6 PMBus Master RX26T, PMBus Slave RX26T, RA6T3 port interfaces



GPIO	P302	START/STOP toggle switch
	P200	ERROR RESET push-switch
	P113	LED1 control
	P106	LED2 control

4. Operation procedure

As shown in Section 1, the system in this application note uses PC terminal software to issue PMBus commands to control the motor. Operates motor module samplewith the setting to operate in Board UI. After connecting the board and turning on the power as shown in Section 3, follow the procedure below.

- 1. Turn ON SW1 (toggle SW) of the inverter board.
- 2. Rotate VR1 on the inverter-board in CW or CCW orientation.
- 3. Use the terminal software to enter PMBus commands in the order shown in Figure 19.

Table 7 lists the command specifications supported by the demo system.

When starting motor rotation, start rotation by sending the setting shown in Table 7 with ON_OFF_CONFIG command and OPERATION command of PMBUS under the condition of the above-mentioned steps 1 and 2. When stopping the rotation of the motor, issue a Pmbus command with ON_OFF_CONFIG and Operation, turn off SW1 (Togur SW), or set VR1 to the center (the lowest motor rotation). When the motor is to be rotated again, SW1 (toggle SW) must be rotated to ON position and VR1 must be rotated to a position other than the center position, and then OPERATION command-based rotational start-request must be received again.






Figure 19 PC terminal software to Issue PMBus Command



Command name (Command code)	TRANSACTION CODE	Functional Description
OPERATION (0x01)	WRITE_BYTE	Only when bit3 is set to "1" in ON_OFF_CONFIG, the following operation is executed according to bit7. Bit7 = 1: Start rotating the motor. Bit7 = 0: Stop rotating the motor
	READ_BYTE	Return the value set in WRITE_BYTE.
ON_OFF_CONFIG (0x02)	WRITE_BYTE	Used in conjunction with OPERATION command. This demonstration system uses only bit3. For more information, refer to the explanation of OPERATION command-related functions.
	READ_BYTE	Return the value set in WRAITE_BYTE.
CLEAR_FAULTS (0x03)	SEND_BYTE	Clear the error information of the motor. (For RX26T, the motor operation is also reset.)
STATUS_FANS_1_2 (0x81)	WRITE_BYTE	Clear the status corresponding to the bit set to "1" in the FAN status.
	READ_BYTE	Return FAN status.
READ_VOUT (0x8b)	READ_WORD	Return the measured output voltage (V). In PC terminal software, it is displayed as and integer decimal number.
READ_IOUT (0x8c)	READ_WORD	Return the measured output current (mA). In PC terminal software, it is displayed as a signed integer decimal number.
READ_FAN_SPEED_1 (0x90)	READ_WORD	Return FAN velocity (rad/s). In PC terminal software, it is displayed as a signed integer decimal number.
READ_FREQENCY (0x95)	READ_WORD	Return the main power converter switching frequency (μ sec). In PC terminal software, it is displayed as and integer decimal number.

Table 7 Commands used in this demonstration system



5. Software Description

The software process of this application note is divided into driver sections that control MCU peripheral functions, PMBus middleware sections that control PMBus, and user applications that operate PMBus middleware. In addition, SCI drivers connected to PC on PMBus Master and the motor control middleware for controlling the motor on PMBus Slave are operated by the user application. Figure 20 shows the module configuration of PMBus Master software, and Figure 21 and Figure 22 show the module configuration of PMBus Slave software. For details on PMBus Master state transitions and function operations, see Section 5.1. For details on PMBus Slave state transitions and function operations, see Section 5.2.




Figure 20 PMBus Master Software Module Configuration (RX26T Group)



IF No indicates the number of the interfaces in Figure 20 PMBus Master Software Module Configuration (RX26T Groups).			
IF No	R_PMBUS_Master_Open	R_PMBUS_Master_Write	R_PMBUS_Master_Read
1	-	s_u1_uart_rx_relay_buf,	s_u1_uart_rx_relay_buf,
		s_u1_uart_tx_buf	s_u1_uart_tx_buf
2	-	s_u1_uart_rx_relay_buf	s_u1_uart_rx_relay_buf
3	s_e_packet_result,	s_u1_uart_rx_buf,	s_u1_uart_rx_buf,
	s_u1_pmbus_ret,	s_u1_uart_tx_buf,	s_u1_uart_tx_buf,
	s_user_pmbus_cfg	s_u2_uart_rx_index,	s_u2_uart_rx_index,
		s_u2_rx_r_index,	s_u2_rx_r_index,
		s_u2_rx_w_index,	s_u2_rx_w_index,
		s_e_main_status,	s_e_main_status,
		s_u2_seq_index,	s_u2_seq_index,
		s_st_pmbus_data,	s_u2_rx_size,
		s_e_packet_result,	s_u1_pmbus_temp_rx_buf,
		s_u1_pmbus_ret	s_e_packet_result,
			s_u1_pmbus_ret
4	s_user_pmbus_cfg,	s_st_pmbus_data,	s_st_pmbus_data,
	s_u1_pmbus_tx_buf,	s_e_packet_result	s_u1_pmbus_temp_rx_buf
	s_u1_pmbus_rx_buf,		s_u2_rx_size,
	s_e_packet_result		s_e_packet_result
5	g_st_pmbus_ctrl	g_st_pmbus_ctrl,	g_st_pmbus_ctrl
		s_st_pmbus_data	
6	-	g_st_pmbus_ctrl	g_st_pmbus_ctrl
$\overline{\mathcal{O}}$	-	g_st_pmbus_ctrl	g_st_pmbus_ctrl
8	-	g_st_pmbus_ctrl	g_st_pmbus_ctrl
9	-	s_e_packet_result	s_u1_pmbus_temp_rx_buf
			s_u2_rx_size,
			s_e_packet_result

Table 8 List of Global Variables Used on PMBus master Software Interfaces

[NOTE]Only PMBUS Master API supported by this application are listed in this table. For more information on global-variables, see 5.1.6 PMBus Master global variables List.






Figure 21 PMBus Slave Software Module Configuration (RX26T Group)



Table 9 List of Global Variables Used on PMBus slave Software Interfaces for RX26T Group

IF No	R_PMBUS_Slave_Open	Write Byte protocol	Read Byte Protocol
1	s_st_pmbus_cfg	s_u1_pmbus_rx_buf	s_u1_pmbus_rx_buf,
			s_u1_pmbus_tx_buf
2	s_st_pmbus_cfg,	-	-
	s_u1_pmbus_tx_buf, s_u1_pmbus_rx_buf		
3	g_st_pmbus_ctrl,	g_st_pmbus_ctrl	g_st_pmbus_ctrl
	g_riic0_user_slave_addr		
4	g_riic0_user_slave_addr	g_st_pmbus_ctrl	g_st_pmbus_ctrl
(5)	g_st_pmbus_ctrl	g_st_pmbus_ctrl,	g_st_pmbus_ctrl,
		s_u1_pmbus_rx_buf	s_u1_pmbus_rx_buf
6	g_st_pmbus_ctrl	g_st_pmbus_ctrl,	g_st_pmbus_ctrl,
		s_u1_pmbus_rx_buf	s_u1_pmbus_rx_buf
$\overline{\mathcal{O}}$	g_st_pmbus_ctrl	g_st_pmbus_ctrl,	g_st_pmbus_ctrl,
		s_u1_pmbus_rx_buf	s_u1_pmbus_rx_buf,
			s_u1_pmbus_tx_buf
8	-	s_u1_pmbus_config_data,	s_u1_pmbus_config_data,
		s_u1_pmbus_operation_data *1	s_u1_pmbus_operation_data *1

IF No indicates the number of the interfaces in Figure 21 PMBus Slave Software Module Configuration (RX26T Groups).

[NOTE] Since the timing at which slave operation is started is an interrupt notification from Driver Layer, this table lists the global-variables to be used when operating under typical protocols and during Open API.

For more information on global-variables, see 5.2.6 PMBus Slave Global variables List.

*1. This global-variable is used only when OPERATION command is received or when ON_OFF_CONFIG command is received.






Figure 22 PMBus Slave Software Module Configuration (RA6T3 Group)



Table 10 List of Global Variables Used on PMBus slave Software Interfaces for RA6T3 Group

IF No indicates the number of the interfaces in

	gure 22 PMBus Slave Software Module Configuration (RA6T3 Groups).							
IF	R_PMBUS_Slave_Open	Write Byte protocol	Read Byte Protocol					
No								
1	s_st_pmbus_cfg	s_u1_pmbus_rx_buf	s_u1_pmbus_rx_buf,					
			s_u1_pmbus_tx_buf					
2	s_st_pmbus_cfg,	-	-					
	s_u1_pmbus_tx_buf,							
	s_u1_pmbus_rx_buf							
3	g_st_pmbus_ctrl	g_st_pmbus_ctrl	g_st_pmbus_ctrl					
4	s_st_gpt_ctrl,	g_st_pmbus_ctrl,	g_st_pmbus_ctrl,					
	s_st_smbus_ctrl,	st_smbus_ctrl	st_smbus_ctrl					
	s_st_smbus_slave_cfg,							
	g_smbus_slave0							
5	g_st_pmbus_ctrl	g_st_pmbus_ctrl,	g_st_pmbus_ctrl,					
		s_u1_pmbus_rx_buf	s_u1_pmbus_rx_buf					
6	g_st_pmbus_ctrl	g_st_pmbus_ctrl,	g_st_pmbus_ctrl,					
		s_u1_pmbus_rx_buf	s_u1_pmbus_rx_buf					
$\overline{\mathcal{O}}$	g_st_pmbus_ctrl	g_st_pmbus_ctrl,	g_st_pmbus_ctrl,					
		s_u1_pmbus_rx_buf	s_u1_pmbus_rx_buf,					
			s_u1_pmbus_tx_buf					
8	-	s_u1_pmbus_config_data,	s_u1_pmbus_config_data,					
		s_u1_pmbus_operation_data*1	s_u1_pmbus_operation_data*1					

[NOTE] Since the timing at which slave operation is started is an interrupt notification from Driver Layer, this table lists the global-variables to be used when operating under typical protocols and during Open API.

For more information on global-variables, see 5.2.6 PMBus Slave Global variables List.

*1. This global-variable is used only when OPERATION command is received or when ON_OFF_CONFIG command is received.



5.1 PMBus Master softwares

PMBus Master software is classified into the user application part, middleware part, and driver part as shown in Figure 20 PMBus Master software module configuration. The driver section is modified or added to Execute some PMBus Master operations using the software generated by the smart configurator. Please refer to Section 5.1.4 for details of changes and additions. Table 11 shows the folder and file structure of each software.

Folder name	File name	Outline
app\	r_pmbus_demo_master.c	The main program of PMBus demonstration system. (User Applications)
	r_pmbus_demo_master.h	The header file to use for the main program of PMBus demonstration system.
pmbus_master\	r_pmbus_app_master.c	The application-layer of PMBus Middleware.
	r_pmbus_app_master.h	The header file to use for the application- layer of PMBus Middleware.
	r_pmbus_nwk_master.c	The network-layer of PMBus Middleware.
	r_pmbus_nwk_master.h	The header file to use for the network-layer of PMBus Middleware.
src\smc_gen\Config_RIIC0\	Config_RIIC0.c	The driver-layer of PMBus Middleware. Generate by the smart configurator.
	Config_RIIC0.h	The driver-layer of PMBus Middleware. Generate by the smart configurator.
	Config_RIIC0_user.c	The driver-layer of PMBus Middleware. Generate by the smart configurator.
src\smc_gen\Config_RSCI11\	Config_RSCI11.c	The driver-layer of PMBus user application. Generate by the smart configurator.
	Config_RSCI11.h	The driver-layer of PMBus user application. Generate by the smart configurator.
	Config_RSCI11_user.c	The driver-layer of PMBus user application. Generate by the smart configurator.
src\smc_gen\Config_TMR0\	Config_TMR0.c	The driver-layer of PMBus Middleware. Generate by the smart configurator.
	Config_TMR0.h	The driver-layer of PMBus Middleware. Generate by the smart configurator.
	Config_TMR0_user.c	The driver-layer of PMBus Middleware. Generate by the smart configurator.

Table 11 PMBus Master RX26T Group Folder/File Configuration

5.1.1 PMBus Master Operation Sequence

Figure 23 shows the sequence of operations from the issuance of PMBus command to the completion of the operation. Figure 24 and Figure 25 shows Write operation sequence, and Figure 26 and Figure 27 show Read operation sequence and Write/Read operation sequence according to PMBus command. For the functions used in each operation, refer to PMBus Master Function List in Section 5.1.3.

[Sequence diagram arrow legend]						
Function Call (Own task) :						
Function Call (Other task) : Function Return :► Asynchronous Notification : →						



RX Family/RA Family




Figure 23 PMBus Master operation Sequence diagram



main process	PMBus Middleware	RIIC RXI interrupt	RIIC TXI interrupt	RIIC TEI interrupt	RIIC EEI interrupt
call R_PM	BUS_Master_Open	nfig_RIIC0_Master_s	Start		
4					
call R_PM	BUS_Master_Write	e status(TX or TX_E	BLOCK or QUICK)		
alt:TX	copy slave	_addr and comman	d to tx buffer		
	_BLOCK copy slave	e_addr, command a	nd write data size to t	x_buffer	
	←				
alt:PE	C enabled				
		PEC data from write	data and it result to t	x_buffer	
	<u>_call</u> R_Con	fig_TMR0_Start			
	•				
alt:QL	иск				
	call R_Con	fig_Master_Send			
alt:otl	ner than QUICK				
	call R_Con	fig_Master_Send_V	Vithout_Stop		
loop:s	tatus is not IDLE				
	Check ◀	Status	write data count < w	rite size	
				t empty interrupt	
			Set_write	buffer data to ICDRT	
			↓		

Figure 24 Write Operation (R_PMBUS_Master_Write) Sequence Diagram (1/2)






Figure 25 Write Operation (R_PMBUS_Master_Write) Sequence Diagram (2/2)



main process	PMBus RIIC R) Middleware interru		RIIC TEI interrupt	RIIC EEI interrupt
alt:TX_BI	d TX_BLOCK copy slave addr an .OCK copy slave addr, cor nabled	or TX_BLOCK or RX) Id command to local tx_buf mmand and write data size n write data and it result to	to tx_buffer	
alt : othe	r than RX	F	e buffer data to ICDRT	
	Update status (RX or R call R_Config_RICC (with reqest restar	_Master_Receive		end interrupt

Figure 26 Read operation (R_PMBUS_Master_Read) and Write/Read operation (R_PMBUS_Master_WriteRead) Sequence Diagram (1/2)



RX Family/RA Family

PMBus Master-Slave communication using I2C bus interface (RIIC/I3C)




Figure 27 Read operation (R_PMBUS_Master_Read) and Write/Read operation (R_PMBUS_Master_WriteRead) Sequence Diagram (2/2)



5.1.2 PMBus Master status transitions

The status of PMBus Master middleware is managed by each of Application Layer and Driver Layer sections. Application Layer manages protocol-status transitions, and Driver Layer manages data-transmission/reception counts. Section 5.1.2.1 shows the status transitions of Application Layer part, and Section 5.1.2.2 shows the status transitions of Driver Layer part.

5.1.2.1 PMBus Master Middleware Application Layer status transitions

The status of Application Layer of PMBus Master manages the status of send, receive, Quick command, Block command, and error-handling in accordance with the command code. Figure 28, Figure 29, and Table 12 show below.




Figure 28 PMBus Master Application Layer status transition diagram



[Event list] * [EXX] means normal event, and [errXX] means Event in the case of abnormal occurrence.						
E0E/err0E_Interrupt(Transmit Interrupt) ,E0F/err0F_Interr E10/err10_Interrupt(Stop Condition detect) ,err11_Interrupt(A		ad PEC terrupt(Receive Buffer Fi errupt(Transmit End Inte	/			
*1. conditions are as follows. [err0D] If (rx_index over rx_len) [err11]	,[err0F] ,[err12]	,[err10] If (pec is enal ,[err13]	bled and pec data is error)			
*2. conditions are as follows. [err0D] ,[err11]	,[err12]	,[err13]				
*3. conditions are as follows. [err0D]if (rx_index over rx_len) or first receive data size is Out of range) ,[err0F] [err10]if (pec is enabled and pec data is error) ,[err11] [err12] ,[err13]						
*4. conditions are as follows. [err0D] ,[err0F]	. [[] err11]	,[err13]				

Figure 29 PMBus Master Application Layer status transition diagram(Supplement to Figure 28)

Table 12 PMBus Master Application Layer status transition table

The table can be read as follows.

· The event consists of an abbreviation of the API name and an interrupt factor.

status" is an abbreviation of "e_pmbus_nwk_status_m_t".

. [If (<Condition>)] means that transitions are conditional.

- . \rightarrow <state>] means a transition to a state.
- [ERROR (<error_name>)] means the return value of API. •

[PACKET RESULT (<error name>)] means the error information stored in API parameter p_e_packet_result. •

. [-] means that the state does not transition.

	ndicates the sta			QCMD	TX_BLOC	RX BLOC	ENDING	ERROR
	IDLE	КА	1.	QUMD	K		ENDING	ERROR
E00/err00_ Open	→ IDLE*2	→ IDLE*2	→ IDLE*2	→ IDLE*2	→ IDLE*2	→ IDLE*2	→ IDLE*2	→ IDLE*2
E01_Close	-	-	-	-	-	-	-	-
E02_Write	\rightarrow TX rx_len = 0	ERROR (BUSY)						
E03_Write (Block)	\rightarrow TX_BLOCK rx_len = 0	ERROR (BUSY)						
E04_Write (Quick)	→ QCMD rx_len = 0	ERROR (BUSY)						
E05_Read	$ \overrightarrow{TX} $ rx_len = not 0	ERROR (BUSY)						
E06_Read (Block)	→ TX_BLOCK rx_len = not 0	ERROR (BUSY)						
E07_Write Read	\overrightarrow{TX} rx_len = 2	ERROR (BUSY)						
E08_Write Read (Block)	$\overrightarrow{TX_BLOCK}$ rx_len = not 0	ERROR (BUSY)						
E09_Enabl ePEC	-	-	-	-	-	-	-	-



E0A_Disab lePEC	-	-	-	-	-	-	-	-
E0B_Recei veARA	→ RX rx_len = 1	ERROR (BUSY)	ERROR (BUSY)	ERROR (BUSY)	ERROR (BUSY)	ERROR (BUSY)	ERROR (BUSY)	ERROR (BUSY)
E0C_Interr upt (Start Condition detect)	-	-	-	-	-	-	-	-
E0D/err0D _Interrupt (Receive Buffer Full)	-	(read receive data from ICDRR) if (rx_index over rx_len) PACKET RESULT (DATA_SIZ E) → ERROR*1	PACKET RESULT (INTERNAL) → ERROR*1	PACKET RESULT (INTERNAL) → ERROR*1	PACKET RESULT (INTERNAL) → ERROR*1	(read receive data from ICDRR) if (rx_index over rx_len) or (first receive data size is Out of range) PACKET RESULT (DATA_SIZ E) → ERROR*1 if (first receive data size is in range) Update rx_len	PACKET RESULT (INTERNAL) → ERROR*1	PACKET RESULT (INTERNAL) → ERROR*1
E0E/err0E_ Interrupt (Transmit Interrupt)	-	-	(set transmit data to ICDRT)	-	(set transmit data to ICDRT)	-	-	-
E0F/err0F_ Interrupt (Transmit End Interrupt)	-	PACKET RESULT (INTERNAL) → ERROR*1	if (rx_len > 0): → RX if (rx_len == 0): → ENDING*1	-	if (rx_len > 0):	PACKET RESULT (INTERNAL) GRROR*1	PACKET RESULT (INTERNAL) → ERROR*1	PACKET RESULT (INTERNAL) → ERROR*1
E10/err10_ Interrupt (Stop Condition detect)	-	If (pec is enabled and pec data is error) PACKET_E RROR (PEC) → IDLE	→ IDLE	→ IDLE	→ IDLE	If (pec is enabled and pec data is error) PACKET RESULT (PEC) → IDLE	→ IDLE	→ IDLE
err11_Inter rupt (Arbitlatio n Lost)	-	PACKET RESULT (ARB_LOS T) → ERROR	PACKET RESULT (ARB_LOS T) → ERROR	PACKET RESULT (ARB_LOS T) → ERROR	PACKET RESULT (ARB_LOS T) → ERROR	PACKET RESULT (ARB_LOS T) → ERROR	PACKET RESULT (ARB_LOS T) → ERROR	PACKET RESULT (ARB_LOS T) → ERROR
err12_Inter rupt (NACK detect)	-	PACKET RESULT (NACK) → ERROR*1	PACKET RESULT (NACK) → ERROR*1	PACKET RESULT (NACK) → ERROR*1	PACKET RESULT (NACK) → ERROR*1	PACKET RESULT (NACK) → ERROR*1	PACKET RESULT (OK)	PACKET RESULT (NACK) → ERROR*1
err13_Inter rupt (Timeout Detect)	-	PACKET RESULT (TIMEOUT) → ERROR*1	PACKET RESULT (TIMEOUT) → ERROR*1	PACKET RESULT (TIMEOUT) → ERROR*1	PACKET RESULT (TIMEOUT) → ERROR*1	PACKET RESULT (TIMEOUT) → ERROR*1	PACKET RESULT (TIMEOUT) → ERROR*1	PACKET RESULT (TIMEOUT) → ERROR*1

*1. Issue Stop Condition.*2. Switches to Idle only when Open occurs after Close.



5.1.2.2 PMBus Master Driver Layer status transitions

The state transition of the PMBus Master Driver Layer is divided into the transmit operation part and the receive operation part to PMBus Slave, and the specified data is sent/received by the specified number of bytes. PMBus Master Driver status transitions are shown in Figure 30, Figure 31, and Table 13, Table 14.




Figure 30 PMBus Master Driver Layer status transitions



[Event Liet]

[Event List]
* [Exx] indicates normal Event, and [errxx] indicates Event when an error occurs.
An error Event not shown in the list occurs in any status, and an error is notified by callback error.
E00/err00_Send (stop_flag = 1)
E01/err01_Send_Without_Stop (stop_flag = 0)
E02/err02_Rreceive
E03_Interrupt (Receive Buffer Full)
E04_callback receive *1
E05_Interrupt (Transmit)
E06_Interrupt (Transmit End)
E07/err07_Interrupt (Start Condition Detect)
E08/err08_Interrupt (Stop Condition Detect)
err09_Interrupt (Arbitlation Lost)
err0A_Interrupt (NACK detect)
*1. The default receive data count (total_data_size) specified. Block Read and Block Write-BlockRead Process Call is 3 (Data
Size(1) + Data(1) + PEC(1)), which is the minimum number of received data.
Otherwise, specify the number of data according to each protocol. However, "0" cannot be specified.
*2. Check the received data. callback receive, and if Block read, refresh the expected data count.
As a result, if the remaining number of received data is 2 bytes or more, the status is returned to 09.
Set ACKBT=0 when the number of remaining received data is 2 bytes or more, and set WAIT=0
when the number of remaining received data is 3 bytes or more.
*3. Set WAIT=1 when the remaining number of received data is 2 bytes. Set ACKBT=1 when the remaining number of received
data is 1-byte.

Figure 31 PMBus Master Driver Layer status transition diagram (Supplement to Figure 30)

Table 13 PMBus Master Driver Layer status transition table (when transmit)

This table shows the state transition table when mode_flag is _0D_IIC_MASTER_TRANSMIT. Explanations of the annotations are summarized in Table 14.

This table and Table 14. should be interpreted as follows.

- Since slave-address 10-bit is not used in PMBus, status control is omitted.
- The status control is omitted because RIIC0 timeout detection interrupt is not used in PMBus.
- · [→<number>] is the number of the transition destination. (<number>) indicates the number of the transition destination of mode_flag.
- · [-] means no state transition.
- [Callback <xxx>] refers to executing a callback. Callback error (<number>) means the error-information passed to callback error.
- [If (<Condition>)] refers to conditional operation.
- · Red text indicates the process changed for PMBus middleware.
- · Light green indicates state transitions when mode_flag=0D in Figure 30.
- Light blue indicates state transitions when mode_flag=0C in Figure 30.

		v		AT US MASTER OF
	_01_IIC_MASTER_SE NDS ADR 7 W	_05_IIC_MASTER_SE NDS DATA	_06_IIC_MASTER_SE NDS_END	_07_IIC_MASTER_SE NDS_STOP
	NDS_ADK_I_W	_	ND3_END	ND3_3TOF
E00/err00_Send	\rightarrow	\rightarrow	\rightarrow	\rightarrow
(stop_flag = 1)	01	01	01	01
	(0D)	(0D)	(0D)	(0D)
E01/err01_Send_With	\rightarrow	\rightarrow	\rightarrow	\rightarrow
out_Stop (stop_flag =	01	01	01	01
0)	(0D)	(0D)	(0D)	(0D)
E02/err02_Rreceive *2	\rightarrow	\rightarrow	\rightarrow	\rightarrow
	00	00	00	00
	(0C)*1	(0C)*1	(0C)*1	(0C)*1
E03_Interrupt	-	-	-	-
(Receive Buffer Full)				
E04_callback	-	-	-	-
receive*3				
E05_Interrupt	\rightarrow	if (0>remain_data)	-	-
(Transmit)	05	\rightarrow		
		06		
E06_Interrupt	-	-	If (stop_flag == 1)	-
(Transmit End)			\rightarrow	
			07	
			If (stop_flag == 0)	
			callback transmitend	
E07/err07_Interrupt	-	callback error	callback error	callback error
(Start Condition		(MD_ERROR4)	(MD_ERROR4)	(MD_ERROR4)
Detect)*6				



E08/err08_Interrupt (Stop Condition Detect)	-	callback error (MD_ERROR4)	callback error (MD_ERROR4)	callback transmitend
err09_Interrupt (Arbitlation Lost)	callback error (MD_ERROR1)	callback error (MD_ERROR1)	callback error (MD_ERROR1)	callback error (MD_ERROR1)
err0A_Interrupt (NACK detect)	→ 07 callback error (MD_ERROR3)	→ 07 callback error (MD_ERROR3)	→ 07 callback error (MD_ERROR3)	→ 07 callback error (MD_ERROR3)

Table 14 PMBus Master Driver Layer status transition table (When receive)

This table shows the state transition when mode flag is OC IIC MASTER RECEIVE.

This table shows the stat					
	_00_IIC_MAST ER_SENDS_AD	_08_IIC_MAST ER RECEIVE	_09_IIC_MASTER_RE CEIVE DATA	_0A_IIC_MASTER RECEIVE STOPP	_0B_IIC_MAST ER RECEIVE
	R 7 R	START	CEIVE_DATA	ING	STOP
E00/err00 Send	\rightarrow		\rightarrow		→
(stop_flag = 1)	→ 01	→ 01	→ 01	→ 01	 01
(Stop_nag = 1)	(0D)	(0D)	(0D)	(0D)	(0D)
E01/err01 Send W	(0D) →	(0D) →	(0D) →	(0D) →	(0D) →
ithout_Stop	01	01	01	01	01
(stop flag = 0)	(0D)	(0D)	(0D)	(0D)	(0D)
E02/err02_Rreceiv	(02) →	(62) →	(0D) →	(02)	(0D) →
e *2	00	00	00	00	00
~ -	(0C)*1	(0C)*1	(0C)*1	(0C)*1	(0C)*1
E03 Interrupt	-	*4	*4	*5	-
(Receive Buffer		(1 ==	(1 == total data size)	\rightarrow	
Full)		total_data_size)	$(\cdot \cdot \circ \cdot \circ \cdot \circ - \circ \circ - \circ \circ \circ \circ \circ \circ \circ \circ \circ \circ$	0B	
,		\rightarrow	0A	callback receive	
		0A	If (1 == remain data)		
		lf	\rightarrow \rightarrow		
		(1 <total_data_si< th=""><th>0A</th><th></th><th></th></total_data_si<>	0A		
		`	callback receive		
		callback receive	If (1 <total_data_size) or<="" th=""><th></th><th></th></total_data_size)>		
			(1 < remain_data)		
			callback receive		
E04_callback	-	-	If (1 <updated remain<="" th=""><th>(last receive data</th><th>-</th></updated>	(last receive data	-
receive*3			data)	process)	
			\rightarrow		
			09		
			*6		
E05_Interrupt	\rightarrow	-	-	-	-
(Transmit)	08				
E06_Interrupt	-	-	-	-	-
(Transmit End)					
E07/err07_Interrupt	-	callback error	callback error	callback error	callback error
(Start Condition		(MD_ERROR4)	(MD_ERROR4)	(MD_ERROR4)	(MD_ERROR4)
Detect)*6					
E08/err08_Interrupt	-	callback error	callback error	callback error	callback
(Stop Condition		(MD_ERROR4)	(MD_ERROR4)	(MD_ERROR4)	receiveend
Detect)					
err09_Interrupt	-	callback error	callback error	callback error	callback error
(Arbitlation Lost)		(MD_ERROR1)	(MD_ERROR1)	(MD_ERROR1)	(MD_ERROR1)
err0A_Interrupt	-	\rightarrow	\rightarrow	→ op	\rightarrow op
(NACK detect)		0B	0B	0B	0B
		callback error	callback error	callback error	callback error
*1. When ICCR2.MST is	4 (100000.00)	(MD_ERROR3)	(MD_ERROR3)	(MD_ERROR3)	(MD_ERROR3)

*1. When ICCR2.MST is 1, set ICCR2.RS to 1 and issue a restart condition.

*2. The default receive data count (total_data_size) specified at Block Read and Block Write-BlockRead Process Call is 3 (Data Size(1) + Data(1) + PEC(1)), which is the minimum number of received data. For other protocols, specify the number of data according to each protocol. "0" cannot be specified.

*3. Status transitions are also executed inside callback receive.

*4. Set WAIT=1 if (2 == tatal_data_size) or (1 = tatal_data_size). If (1 = tatal_data_size), set ACKBT=1.

*5. Set WAIT = 0.

*6. (2 <updated remain data): Set WAIT=0. (1 <updated remain data): Set ACKBT=0.

*7. Start condition interrupt is not used.



5.1.3 PMBus Master Function List

PMBus Master functions are divided into Application functions in Table 15, API functions in Table 16, Middleware functions in Table 17, and driver functions generated by the Smart Configurator in Table 18. The driver-function is partially changed according to PMBus Master process. Refer to Customizing 5.1.4 PMBus Master Driver section for details.

File name	Function name	Function
r_pmbus_ap	main	The main process of the application.
p_master.c	pmbus_demo_main	The main process for transmission and reception by RSCI11 and control PMBUS.
	pmbus_demo_init	Application initialization process.
	pmbus_demo_updata_status	Update the internal state of the application.
	pmbus_demo_notify_result	Send PMBUS process to the terminal software via RSCI11.
	pmbus_demo_response	Send PMBUS received data to the terminal software via RSCI11.
	pmbus_demo_pmbus_execute	Execute PMBUS API according to the receive command.
	pmbus_demo_uart_recv_callback	Execute RSCI11 receive interrupt process.
	pmbus_demo_notify_event	Send application process information to the terminal software via RSCI11.
	pmbus_demo_update_sequence	The main process for manage internal state transitions within an application.
	pmbus_demo_seq_idle	Analyzes the received data when the first character string is received from the terminal software.
	pmbus_demo_seq_slave_addr	Analyzes the received data when the slave address and R/W data is received from the terminal software.
	pmbus_demo_seq_rw	Analyzes the transaction when a command is received from the terminal software.
	pmbus_demo_seq_cmd	Analyzes the data when data for sending PMBUS is received from the terminal software.
	r_uart_ctrl_check_CmdFormData	Check whether the number of data received from the terminal software matches the format of the received command.
	r_uart_ctrl_check_CmdFormCmd	Check whether the command received from the terminal software is supported.
	r_uart_ctrl_conv_StrToDec	Converts hexadecimal ASCII characters received from the terminal software to hexadecimal digits.
	r_uart_ctrl_is_read_write	Converts W/R data received from the terminal software to bool data.
	r_uart_ctrl_conv_DecToStrCont	To return a response to the terminal software, convert the response data to hexadecimal ASCII character.
	r_uart_ctrl_conv_DecToStr2Byte	To return a response to the terminal software, convert the response data to decimal ASCII character.
	pmbus_demo_system_init	Initialize the driver used by the application.
	pmbus_demo_system_deinit	Stop the driver used by the application.
	pmbus_demo_uart_ctrl_init	Initialize RSCI11 communication function.
	pmbus_demo_uart_ctrl_start	Start RSCI11 communication with the terminal software.

Table 15 PMBus Master Application function list



pmbus_demo_uart_ctrl_stop	Stop RSCI11 communication with the terminal software.
pmbus_demo_uart_ctrl_read_buf	Copy data received by RSCI11 to the internal buffer.
pmbus_demo_uart_ctrl_clear_buf	Clear buffer data received by RSCI11.

Table 16 PMBus Master API function list

File name	Function name	Function
r_pmbus_ap	R_PMBUS_Master_Open	Open PMBus Middleware.
p_master.c	R_PMBUS_Master_Close	Close PMBus Middleware.
	R_PMBUS_Master_Write	Execute PMBUS command protocol for the sending.
	R_PMBUS_Master_Read	Execute PMBUS command protocol for the receiving.
	R_PMBUS_Master_WriteRead	Execute PMBUS command protocol for the Process Call system.
	R_PMBUS_Master_EnablePEC	Enable sending and receiving packets with PEC.
	R_PMBUS_Master_DisablePEC	Disable sending and receiving packets with PEC.
	R_PMBUS_Master_ReceiveARA	Execute alert response.

Table 17 PMBus Master Middleware function list

File name	Function name	Function
r_pmbus_ap	r_pmbus_app_InitCtrl	Initialize PMBus Middleware parameters.
p_master.c	r_pmbus_app_SendByte	Execute Send Byte protocol.
	r_pmbus_app_WriteByte	Execute Write Byte protocol.
	r_pmbus_app_WriteWord	Execute Write Word protocol.
	r_pmbus_app_BlockWrite	Execute Block Write protocol.
	r_pmbus_app_QuickWrite	Execute Quick Command (Write) protocol.
	r_pmbus_app_ReceiveByte	Execute Receive Byte protocol.
	r_pmbus_app_ReadByte	Execute Read Byte protocol.
	r_pmbus_app_ReadWord	Execute Read Word protocol.
	r_pmbus_app_BlockRead	Execute Block Read protocol.
	r_pmbus_app_ProcessCall	Execute Process Call protocol.
	r_pmbus_app_BlockProcessCall	Execute Block Write-Block Read protocol.
	r_pmbus_app_StartendByte	Start Send Byte protocol.
	r_pmbus_app_StartWriteByteWord	Start Write protocol.
	r_pmbus_app_StartBlockWrite	Start Block Write protocol.
	r_pmbus_app_StartQuickCmd	Start Quick Command protocol.
	r_pmbus_app_StartReceiveByte	Start Receive Byte protocol.
	r_pmbus_app_StartReadByteWord	Start Read protocol.
	r_pmbus_app_StartBlockRead	Start Block Read protocol.
	r_pmbus_app_StartProcessCall	Start Process Call protocol.
	r_pmbus_app_StartBlockProcess	Start Block Write-Block Read Process Call protocol.
	r_pmbus_app_WaitProcessEnd	Wait for the protocol to finish executing.
	r_pmbus_app_SetTxBuf	Copy the transmission data specified by the argument to the transmission buffer.
	r_pmbus_app_SetBlockTxBuf	Copy the transmission Block data specified by the argument to the transmission buffer.



	r_pmbus_app_GetRxBuf	Copy the received data from the receive buffer to the return buffer.
	r_pmbus_app_int_ReceiveEnd	Execute receive end callback process.
	r_pmbus_app_int_Receive	Execute receive callback process.
	r_pmbus_app_int_TransmitEnd	Execute transmit end callback process.
	r_pmbus_app_int_Notify	Execute error detection callback process.
r_pmbus_nw	r_pmbus_nwk_StartTx	Execute PMBus transmission start process.
k_master.c	r_pmbus_nwk_StartRx	Execute PMBus reception start process.
	r_pmbus_nwk_ProcessTx	Execute PMBus transmission process.
	r_pmbus_nwk_ProcessRx	Execute PMBus reception process.
	r_pmbus_nwk_ProcessStop	Execute PMBus stopping process.
	r_pmbus_nwk_ProcessErrorStop	Execute the stopping process at PMBus error timing.
	r_pmbus_nwk_StartMaster	Start PMBus physical-layer operation.
	r_pmbus_nwk_StopMaster	Stop PMBus physical-layer operation.
	r_pmbus_nwk_ResetMaster	Initialize the physical layer of PMBus.
	r_pmbus_nwk_ProcessTimeout	Execute the timeout detection process.
	r_pmbus_nwk_ProcessNACK	Execute a NACK discovery operation.
	r_pmbus_nwk_ProcessArbLost	Execute arbitration-lost detection process.
	r_pmbus_nwk_GetRxPayloadSize	Get the received data size.
	r_pmbus_nwk_AddCrc8	Execute a CRC operation on a single file.
	r_pmbus_nwk_CalculatePEC	Execute a CRC operation on more than one datum.



File name	Function name	Function	Change from diversion source*
Config_RIIC0_user.c	r_Config_RIIC0_transmi t_interrupt	RIIC0 transmit buffer empty interrupt process.	Yes
	r_Config_RIIC0_receive _interrupt	RIIC0 receive buffer full interrupt process.	Yes
	r_Config_RIIC0_callbac k_transmitend	RIIC0 transmit end callback.	Yes
	r_Config_RIIC0_callbac k_receiveend	RIIC0 reception end callback.	Yes
	r_Config_RIIC0_callbac k_error	RIIC0 error-detection callback.	Yes
	r_User_RIIC0_callback_ receive	RIIC0 receive callback.	New
Config_TMR0.c	R_Config_TMR0_Start	Execute TMR after the counter clear.	Yes
Config_TMR0_User.c	r_Config_TMR0_cmia0_ interrupt	TMR compare match A interrupt process.	Yes
Config_RSCI11_user.c	r_Config_RSCI11_callb ack_transmitend	RSCI11 transmit end interrupt callback.	Yes
	r_Config_RSCI11_callb ack_receiveend	RSCI11 receive end interrupt callback.	Yes
	r_Config_RSCI11_callb ack_receiveerror	Error interrupt callback for RSCI11.	Yes

Table 18 Smart Configurator Function list

*: Refer to Customizing 5.1.4 PMBus Master Driver section for details.



5.1.4 Customizing PMBus Master Driver section

PMBus Master driver code (RIIC0,TMR,RSCI11) is generated by the Smart Configurator. For RIIC0 and TMR, some processes have been changed and added using the user code protection function of the Smart Configurator. The settings and changes for each smart configurator are shown below.

• Setting Smart Configurator RIIC0

onfigure				
Transfer rate setting				
Baudrate	100	~	(kbps) (Actual va	alue: 99.01, Error: -0.99%
Noise filter setting				
Enable noise filter				
Noise filter stage	Single-stage filter	~		
SDA output delay setting				
Enable SDA output delay				
SDA output delay counter clock	Internal reference clock	~	3.75	(MHz)
SDA output delay counter value	2 IIC cycles	~		
Timeout setting				
Enable timeout function				
Detection condition	SCL at low and high (both) levels	\sim		
Detection time	Long mode (16 bit counter)	~		
Other function setting				
Enable master arbitration-lost detection				
Enable NACK transmission arbitration-lost detection	on			
Enable transfer suspension during NACK reception				
Interrupt setting				
Transmit data empty interrupt (TXI0) priority	Level 9	~		
Transmit end interrupt (TEI0) priority (Group BL1)	Level 10	~		
Receive data full interrupt (RXI0) priority	Level 9	~		
Enable timeout interrupt (TMOI)				
Enable arbitration-lost interrupt (ALI)				
Enable start condition detection interrupt (STI)				
Enable stop condition detection interrupt (SPI)				
Enable NACK reception interrupt (NAKI)				
EEI0 priority (Group BL1)	Level 10	~		
Multiple interrupts setting				
Enable multiple interrupts for transmit data empty	interrupt (TXI0)			
Enable multiple interrupts for transmit end interrup	ot (TEIO)			
Enable multiple interrupts for receive data full inte	rrupt (RXI0)			
Enable multiple interrupts for error interrupt (EEI0)				
Callback function setting				
Transfer end	Receive end		Error	



Function Name	r_User_RIIC0_callback_receive()		
File name	Config_RIIC0_user.c		
Change Details	This is the callback function for the receive buffer full interrupt added by PMBus Middleware. r_pmbus_app_int_Receive() is executed to check and update PMBus Middleware status each time a receive buffer full interrupt is generated. Specify "g_riic0_rx_count" (number of received data) and g_riic0_rx_length as parameters. When the g_riic0_rx_count is "1" and block read process is in progress, the g_riic0_rx_length is updated to the receive data size. If the remaining receive data count becomes larger than 1, the g_riic0_state is reset to _09_IIC_MASTER_RECEIVE_DATA after AKBT bit of ICMR3 is cleared once. If the remaining receive data size is greater than 2, clear this register to ICMR3's WAIT setting.		
Before change	After change		
None.	<pre>508 /* Start user code for adding. Do not edit comment generated here */ 508 /* Start user code for adding. Do not edit comment generated here */ 509 static void r_User_RIIO0_callback_receive(void) 510 511 512 513 514 514 515 515 515 515 515 515 515 515</pre>		

• List of Changed Parts of RIIC0 Driver Codes Generated by Smart Configurator



Function Name	r_Config_RIIC0_receive_interrupt()		
File name	Config_RIIC0_user.c		
Change Details	Receive buffer full interrupt handler. Execute r_User_RIIC0_callback_receive() when		
	receive or_0A_IIC_MAST	EIVE_DATA == g_riic0_state and there is more data to FER_RECEIVE_STOPPING = g_riic0_state.	
Before change		After change	
220 eise if (.ug_ricdmx_count < g_ricdrx_count < g_ricdrx_coun	_length) icO_rx_length - 3)) : ICO.ICDER: (g_riicO_rx_length - 2)) U: ICO.ICDER: ASTER_RECEIVES_STOPPING:	<pre>else if (_09_IIC_MASTER_RECEIVES_DATA == g_riic0_state) if (g_riic0_rx_count < (g_riic0_rx_length) if (g_riic0_rx_count == (g_riic0_rx_length - 3)) if (g_riic0_rx_address = RIIC0.ICDRR; g_p_riic0_rx_address = RIIC0.ICDRR; g_p_riic0_rx_address = (g_riic0_rx_length - 2)) if (g_riic0_rx_address = g_riic0_rx_length - 2)) if (g_riic0_rx_address = RIIC0.ICDRR; g_p_riic0_rx_address = RIIC0.ICDRR; g_p_riic0_rx_address = RIIC0.ICDRR; g_p_riic0_rx_address = RIIC0.ICDRR; g_riic0_rx_address = RIIC0.ICDR; g</pre>	
250 else if (_0AIIC_MASTER_RECEIVES_STOP 261 RILOLO_LOSK2.BIT_STOP = 0U; 262 RILOLO_LOSK2.BIT_STOP = 0U; 263 xsp.rii0_rx_address = RILOL.ICCR 264 xsp.rii0_rx_address = RILOL.ICCR 265 xsp.rii0_rx_address = RILOL.ICCR 266 xsp.rii0_rx_address = RILOL.ICCR 267 RILOL.IORR3.BIT_MAIT = 0U; 268 RILOL_DARSA.BIT_MAIT = 0U; 269 g.riic0_state = _0B_IIC_MASTER_RE 270 I 271 else	R;	<pre>271 elso if (_0A_IIC_MASTER_RECEIVES_STOPPING == g_riic0_state) 272 273 274 274 274 274 275 275 275 275 275 275 275 275 275 275</pre>	

Function Name	r_Config_RIIC0_transmi_interrupt()		
File name	Config_RIIC0_user.c		
Change Details	Transmit buffer empty interrupt handler.		
	After adding the g_riic0_	tx_length to the globals,	
	After transmitting the slave address with _0D_IIC_MASTER_TRANSMIT == g_riic0_mode_flag, save the g_riic0_tx_count in the g_riic0_tx_length.		
Before change After change		After change	
54/* Start user code for global. Do not edit c		55/* Start user code for global. Do not edit comment generated here */ 56 volatile uintl6_t g_riic0_tx_length; /* RIICO transmit data length */ 57 58 /* End user code. Do not edit comment generated here */	
86 if (_01_11C_MASTER_SENDS_ADR_7_W == g_ricio_state) 87 RIICD.ICDERT = (uint0 t)(g_ric0 slave address << 10);		<pre>89</pre>	



Function Name	r_Config_RIIC0_callback_transmitend()		
File name	Config_RIIC0_user.c		
Change Details	This is a callback function for transmission completion interrupts. Execute r_pmbus_app_int_TransmitEnd() to check the status of PMBus Middleware and to refresh the status after the transmit end interrupt. Specify "g_riic0_tx_length" (total number of data to be sent) as the parameter. 0 Execute Quick Command process.		
Before change After change			
<pre>385 static void r_Config_RIICO_callback_trans 388 [/* Start user code for r_Config_RIICO here */ 388 /* End user code. Do not edit comment 389]</pre>		402 static void r_Config_RIICO_callback_transmitend(void) 403 { 404 { 405 { 406 { 407 { 408 { 409 { 409 { 401 { 402 { 403 { 404 { 405 { 406 { 407 { 408 }	

Function Name	r_Config_RIIC0_callback	_receiveend ()	
File name	Config_RIIC0_user.c		
Change Details	Callback function upon receive end.		
	Execute r_pmbus_app_int_ReceiveEnd() to check and update the status of PMBus Middleware after Stop condition interrupt after receive end of all the data.		
Before change		After change	
398 static void r_Config_RIIC0_callback_recei 399 400 here */ 401 /* End user code. Do not edit comment 402]		<pre>417 static void r_Config_RIICO_callback_receiveend(void) 418 { 418 /* Start user code for r_Config_RIICO_callback_receiveend. Do not edit comment generated here */ 420 r_pmbus_app_int_ReceiveEnd(); 421 /* End user code. Do not edit comment generated here */ 422 }</pre>	



Function Name	r_Config_RIIC0_callback_er	ror()
File name	Config_RIIC0_user.c	
Change Details	process for each parameter For "MD_ERROR1" (Arbitrat Execute the r_pmbus_app_i refresh PMBus Middleware s When "MD_ERROR3" (NAC Execute the r_pmbus_app_i PMBus Middleware status. When "MD_ERROR4" (a Stat If STOP of ICSR2 is 1, If the g_riic0_mode_flag is_0 Middleware status, set RIIC0 r_pmbus_app_int_Notify (E_ g_riic0_mode_flag is other th (E_PMBUS_INT_EVENT_S	tion Lost): nt_Notify (E_PMBUS_INT_EVENT_ARB_LOST) to status. CK detected): nt_Notify (E_PMBUS_INT_EVENT_NACK) to refresh op condition outside the driver-sequence is detected): DC_IIC_MASTER_RECEIVE to refresh PMBus D.ICMR3.BIT.WAIT to 0, and then execute _PMBUS_INT_EVENT_STOP_ERROR). If the han the above, execute r_pmbus_app_int_Notify
Before change		After change
416 case MU_ERRORT: 417 {	cion-lost error. Do not edit comment generated here	437 case MD_ERROR1: 438 /* Start user code for arbitration-lost error. Do not edit comment generated here */ r_probus_app_int_Notify(E_PMBUS_INI_EVENI_M_ARB_LOS1); 441 /* End user code. Do not edit comment generated here */ 442 /* End user code. Do not edit comment generated here */ 443 RIICO.ICSR2.BIT.AL = 0U; 444 break; 445 break;
447 /* End user code. Do not edit c 446 j 446 j 450 case MO_ERROR4: 451 /* Start user code for communic generated here */	nal. Do not edit comment generated here */	<pre>467 case MD_ERRCR3: 468 [469 /* Start user code for NACK signal. Do not edit comment generated here */ 470 r.pmbus_app_int_Notify(E_PMBUS_INT_EVENT_M_NACK); 472 /* End user code. Do not edit comment generated here */ 473 break; 474] 475 case MD_ERRCR4: 476 [477 /* Start user code for communication sequence error. Do not edit comment generated 478 /* Start user code for communication sequence error. Do not edit comment generated 479 /* Start user code for communication sequence error. Do not edit comment generated 479 /* Start user code for communication sequence error. Do not edit comment generated 479 /* Start user code for communication sequence error. Do not edit comment generated 479 /* Start user code for communication sequence error. Do not edit comment generated 470 /* Start user code for communication sequence error. Do not edit comment generated 471 /* Start user code for communication sequence error. Do not edit comment generated 472 /* Start user code for communication sequence error. Do not edit comment generated 473 /* Start user code for communication sequence error. Do not edit comment generated 474 /* Start user code for communication sequence error. Do not edit comment generated 475 /* Start user code for communication sequence error. Do not edit comment generated 476 /* Start user code for communication sequence error. Do not edit comment generated 477 /* Start user code for communication sequence error. Do not edit comment generated 478 /* Start user code for communication sequence error. Do not edit comment generated 479 /* Start user code for communication sequence error. Do not edit comment generated 489 /* Start user code for communication sequence error. Do not edit comment generated 489 /* Start user code for communication sequence error. Start user code for comment generated 489 /* Start user code for communication sequence error. Do not edit comment generated 489 /* Start user code for comment generated 489 /* Start user code for comment generated</pre>
453 /# End user code. Do not edit c 454 break; 455]	omment generated here */	493 J 494 495 /* End user code. Do not edit comment generated here */ 498 break ; 499 J



• Setting smart configurator TMR

onfigure			
Count setting			
Clock source	PCLK/8192	~	7.32421875 (kHz)
Counter clear	Cleared by compare match A	~	
Compare match A value (TCORA)	25 ms ~		(Actual value: 24.985600)
S12AD A/D conversion start request			
Compare match B value (TCORB)	2 ms		(Actual value: 2.048000)
TMO0 output setting			
Enable TMO0 output			
Output at compare match A	No change	\sim	
Output at compare match B	No change	\sim	
Interrupt setting			
Enable TCORA compare match interrupt (CMIA0)			
Enable TCORB compare match interrupt (CMIB0)			
Enable TCNT overflow interrupt (OVI0)			
Priority	Level 10	\sim	

• List of Changed Parts of TMR Driver Codes Generated by Smart Configurator

Function Name	R_Config_TMR0_Start()			
File name	Config_TMR0.c			
Change Details	Add a process for clearing	J TMR0.TCNT.		
Before change		After change		
87 void R_Config_TMR0_Start(void) 88 90 1R(TMR0_CMIA0) = 00; 91 1R(TMR0_CMIA0) = 00; 91 1EN(TMR0_CMIA0) = 00; 92 93 /* Start counting */ 94 1MR0.TOCR.BYTE = _06_TMR_CLK_SRC_PCLK 95	_06_TMR_PCLK_DIV_8192;	88 yoid R_Config_TMR0_Start(void) 89 { 90 /* Start user code */ 91 TMR0.TCNT = 0U; 92 /* Enable TMR0 interrupt */ 93 /* Enable TMR0 interrupt */ 94 /* Enable TMR0 interrupt */ 95 IR(TMR0, CMIA0) = 0U; 96 IE(TMR0, CMIA0) = 1U; 97 98 /* Start counting */ 99 TMR0.TCCR.BYTE = _08_TMR_CLK_SRC_PCLK _06_TMR_PCLK_DIV_8192; 100 }		

Function Name	r_Config_TMR0_cmia0_ir	nterrupt()	
File name	Config_TMR0_user.c		
Change Details	This is a callback function for compare match interrupts.		
	Execute the r_pmbus_app_int_Notify (E_PMBUS_INT_EVENT_TIMEOUT) to refresh PMBus Middleware status.		
Before change		After change	
78 static void r_Config_TMR0_cmla0_interrupt(v 74 [75 /* Start user code for r_Config_TMR0_cm 76 /* End user code. Do not edit comment g 77]	ia0_interrupt. Do not edit comment generated here */	74 static void r_Config_TMR0_cmia0_interrupt(void) 76 77 78 79 79 70 70 70 70 70 70 70 70 70 70 70 70 70	



Setting smart configurator RSCI11 Loopback mode setting Normal mode O Loopback mode Transfer timing adjustment setting Adjust transmit signal transition Does not change the waveform Data are sampled at default point Adjust receive data sampling Noise filter setting Enable noise filter Noise filter clock Base clock signal divided by 1 Hardware flow control setting None OCTS011# O RTS011# Use CTS and RTS functions at the same time RTS# output active trigger number 31 FIFO data setting Transmit FIFO data trigger number 0 31 Receive FIFO data trigger number Data match detection setting Enable data match detection Comparison data 0x00 RS-485 driver control function setting Enable driver control function DE signal active level Active high DE signal setup time 1 base clock cycle DE signal hold time 1 base clock cycle Data handling setting Data handled in interrupt service routine Transmit data handling Data handled by DTC Receive data handling (Please ensure DTC conf RXD input signal setting COMP4 level detection signal Please set CMPC4 and disa RXD input signal select Interrupt setting Level 7 TXI priority **RXI** priority Level 7 Enable reception error interrupt (ERI) TEI, ERI priority (Group AL0) Level 8 Receive data full interrupt (RXI) Receive data ready interrupt Multiple interrupts setting Enable multiple interrupts for transmission interrupt (TXI) Enable multiple interrupts for transmission end interrupt (TEI) Enable multiple interrupts for reception interrupt (RXI) Enable multiple interrupts for reception error interrupt (ERI) Callback function setting ✓ Transmission end Reception end Reception error



• List of Changed Parts of RSCI11 Driver Codes Generated by Smart Configurator

Function Name	r_Config_RSCI11_callback	_transmitend	
File name	Config_RSCI11_user.c		
Change Details	Execute the pmbus_demo_update_status (E_MAIN_STATUS_RESPONSE_COMP).		
Before change		After change	
106 static void r_Config_RSCIII_callback_trans 167 (188 /* Start user code for r_Config_RSCIII generated here */ 169 /* End user code. Do not edit comment 170 ll	_callback_transmitend. Do not edit comment	<pre>167 static void r_Config_RSCIII_callback_transmitend(void) 168 168 169 170 pmbus_demo_update_status(E_MAIN_STATUS_RESPUNSE_COMP); 171 172 172 /* End user code. Do not edit comment generated here */ 172 172 173 174 175</pre>	

Function Name	r_Config_RSCI11_callback	_receiveend	
File name	Config_RSCI11_user.c		
Change Details	Execute pmbus_demo_uart_recv_callback().		
Before change		After change	
179 static void r_Config_RSCIII_callback_recei 180 [181 /# Start user code for r_Config_RSCIII here #/ 182 /# End user code. Do not edit comment	_callback_receiveend. Do not edit comment generated	182 tattic void r_Config_RSCIII_callback_receiveend(void) 181 181 184 184 185 184 184 184 184 184 185 pmbus_demo_uart_recv_callback(); 186 187 187 188	

Function Name	r_Config_RSCI11_callback_receiveerror		
File name	Config_RSCI11_user.c		
Change Details	Execute the pmbus_demo_notify_event (E_UART_EVENT_RECEIVE_ERROR).		
Before change		After change	
192 static void r_Config_RSCIII_callback_recei 193 [/* Start user code for r_Config_RSCIII generated here */ 195 /* End user code. Do not edit comment 199]	_callback_receiveerror. Do not edit comment	197 static void r_Config_RSCII1_callback_receiveerror(void) 198 [/# Start user code for r_Config_RSCII1_callback_receiveerror. Do not edit comment 201 pmbus_deem_pointify_event(E_UART_EVENT_RECEIVE_ERRCR); 202 pmbus_deem_pointify_event(E_UART_EVENT_RECEIVE_ERRCR); 203]	



5.1.5 PMBus Master Data Types and Structure list

The following table lists the Data Types and Structure used in this control program.

• Data Types and Structure for PMBus Master Application Functions

e_main_status_t

Enumeration Name	e_main_status_t	
Description	This enumeration is used to indicate the main status of the PMBus Master Application.	
Declared header file	r_pmbus_demo_master.h	
Remarks	-	
Element name	Description	Value
E_MAIN_STATUS_IDLE	IDLE state. Waits for UART data to be received.	0
E_MAIN_STATUS_REV_BUSY	Receiving UART data.	1
E_MAIN_STATUS_REV_COMP	Completed receiving UART data required for command process.	2
E_MAIN_STATUS_PMBUS_BUSY	PMBUS API is being executed. (Reserve)	3
E_MAIN_STATUS_PMBUS_COMP	PMBUS API operation has ended.	4
E_MAIN_STATUS_PMBUS_ACTIVE	PMBUS API is being executed.	5
E_MAIN_STATUS_RESPONSE_BUSY	Command process results are being sent via UART.	6
E_MAIN_STATUS_RESPONSE_COMP	UART data transmission completed.	7
E_MAIN_STATUS_ERROR_BUSY	Error process. (Reserve)	8
E_MAIN_STATUS_ERROR_COMP	Error process completed. (Reserve)	9
E_MAIN_STATUS_MAX	The maximum value of the main status.	10

e_uart_event_t

Enumeration Name	e_uart_event_t	
Description	This enumeration is used to specify the message number to respond by UART.	
Declared header file	r_pmbus_demo_master.h	
Remarks	-	
Element name	Description	Value
E_UART_EVENT_COMMAND_END	Specify "PMBUS COMMAND END" as the transmission string.	0
E_UART_EVENT_RESP_START	Specify ">>PMBUS_RESPONSE_START" as the transmission string.	1
E_UART_RECEIVE_FULL	Specify ">>ERROR:UART RECEIVE BUFFER IS FULL" as the transmission string.	2
E_UART_RECEIVE_ERROR	Specify "ERROR:UART RECEIVE ERROR" as the transmission string.	3
E_UART_EVENT_FORMAT_ERROR	Specify "ERROR:PMBUS FORMAT ERROR" as the transmission string.	4
E_UART_EVENT_COMMAND_INVALIDATE	Specify "ERROR:PMBUS COMMAND NOT SUPPORT" as the transmission string.	5
E_UART_EVENT_COMMAND_FAIL	Specify "ERROR:PMBUS API RETURN ERROR" as the transmission string.	6
E_UART_EVENT_MAX	The maximum value of the message number.	7



e_response_type_t Enumeration Name	e_response_type_t	
Description	This enumeration type is used to specify the notation type of the numeric expression that is responded to via UART. It is used to specify the notation type for each PMBUS command registered in s_st_pmbus_command_check_table.	
Declared header file	r_pmbus_demo_master.h	
Remarks	-	
Element name	Description	Value
E_RESPONSE_TYPE_HEX	Specifies hexadecimal notation.	0
E_RESPONSE_TYPE_DECIMAL	Specifies signed decimal notation. 1	
E_RESPONSE_TYPE_DECIMAL_UNSIGNED	Specifies unsigned decimal notation.	2
E RESPONSE TYPE MAX	The maximum value of notation type.	3

e_app_varidate_info_t

Enumeration Name	e_app_varidate_info_t	
Description	This enumeration type is used to indicate whether the PMBUS command received via UART is valid or invalid. It is used to specify whether each PMBUS command registered in s_st_pmbus_command_check_table is valid or invalid.	
Declared header file	r_pmbus_demo_master.h	
Remarks	-	
Element name	Description	Value
E_COMMAND_INVALIDATE	Specifies an invalid command.	0
E_COMMAND_VALIDATE	Specifies a valid command.	1

st_app_command_format_t

Structure Name	st_app_command_format_t	
Description	This structure manages the format information of PMBUS commands processed by the PMBus Master Application.	
	It is used to check whether the data received via UART matches the format of the corresponding PMBUS command, and to determine the format to respond to via UART.	
Declared header file	r_pmbus_demo_master.h	
Remarks	-	
Member name	Description	
uint8_t u1_validate	Command valid/invalid information. (E_COMMAND_INVALIDATE or E_COMMAND_VALIDATE)	
uint8_t u1_command	PMBUS command code. (0x00 to 0xFF)	
uint8_t u1_transaction	Transaction type of PMBUS command. (Combination of transaction code (PMBUS_TRANS_XXX))	
uint16_t u2_tx_data_size	The amount of data sent by the PMBUS command. (0x00 to 0xFF)	
uint16_t u2_rx_data_size	The amount of data received by the PMBUS command. (0x00 to 0xFF)	
e_response_type_t e_resp_type	Specifies the numeric representation when returning received data of PMBUS command via UART. (E_RESPONSE_TYPE_HEX, E_RESPONSE_TYPE_DECIMAL or E_RESPONSE_TYPE_DECIMAL_UNSIGNED)	



st_pmbus_data_t	
Structure Name	st_pmbus_data_t
Description	This structure manages PMBUS commands information received from UART.
Declared header file	r_pmbus_demo_master.h
Remarks	-
Member name	Description
uint8_t u1_command	The command code of the PMBUS command to execute.
uint8_t u1_transaction	Transaction code of the PMBUS command to be executed. (Combination of transaction codes (PMBUS_TRANS_XXX))
uint8_t u1_slave_addr	The slave address to which the PMBUS command is to be communicated.
uint16_t u2_data_size	Total number of transmission data for PMBUS command to be executed. (Reserve)
uint16_t u2_tx_index	The current number of transmission data being processed by the PMBUS command.
uint16_t u2_command_index	The index of the s_st_pmbus_command_check_table corresponding to the PMBUS command to be executed. (0 to (COMMAND_TABLE_SIZE – 1))
uint8_t u1_tx_buf[PMBUS_TX_BUF_SIZE]	A buffer that stores the transmission data to be processed by PMBUS commands.
bool b_direction	The communication direction to be handled by the PMBUS command. (false: receive protocol or true: transmit or transmit/receive protocol)

st_app_uart_rx_t

Structure Name	st_app_uart_rx_t
Description	This structure manages PMBUS commands information received from UART.
Declared header file	r_pmbus_demo_master.h
Remarks	-
Member name	Description
uint8_t u1_recv_buf[UART_RX_BUF_SIZE]	Buffer for storing received UART data.
bool b_recv_flag	The receive end status of one line of data. (false:(receive is not end) or true:(receive end (set when line feed code "0x0A" is received)))



• Data Types and Structure for PMBus Master API

e_pmbus_packet_result_m_t

Enumeration Name	e_pmbus_packet_result_m_t	
Description	This enumeration type is used to indicate the exercised to PMBus communication (master). It is used the argument type of each PMBus Master API. It indicates the details of the error cause when the API return value is PMBUS_RET_ERROR.	ed as
Declared header file	r_pmbus_app_master.h	
Remarks	-	
Element name	Description	Value
E_PMBUS_PACKET_M_OK	Normal operation.	0
E_PMBUS_PACKET_M_DATA_SIZE_ERROR	Detects packet size error.	1
E_PMBUS_PACKET_M_PEC_ERROR	Detects error in PEC operation.	2
E_PMBUS_PACKET_M_TIMEOUT	Detects timeout error. (TTIMEOUT error detected)	3
E_PMBUS_PACKET_M_ARB_LOST	Detects arbitration-lost error.	4
E_PMBUS_PACKET_M_NACK	Detects NACK receive.	5
E_PMBUS_PACKET_M_INTERNAL_ERROR	Detects internal error.	6

st_pmbus_cfg_m_t	
Structure Name	st_pmbus_cfg_m_t
Description	This is a structure for PMBus Master configuration data. It is used as the argument type for R_PMBUS_Master_Open. It is used to register the configuration data to the internal global variables of the PMBus Master Middleware.
Declared header file	r_pmbus_app_master.h
Remarks	-
Member name	Description
uint16_t u2_rx_size	*The dimensions of the p_u1_rx_buf. (1 to 35)
uint8_t *p_u1_rx_buf	Pointer to the receive data storage buffer. The data received by R_PMBUS_Master_Read or R_PMBUS_Master_WriteRead is stored in this buffer. The data is multiplied by the *p_u1_rx_buf and *u2_rx_len arguments, and then returned to API caller.
uint16_t u2_tx_size	*The dimensions of the p_u1_tx_buf. (1 to 35)
uint8_t *p_u1_tx_buf	Pointer to the transmit data storage buffer. The data of the u1_command, u2_tx_len, and *p_u1_tx_buf specified by R_PMBUS_Master_Write or R_PMBUS_Master_WriteRead parameter is stored in this buffer according to the protocol corresponding to the command code. Then, the data is sent.



• Data Types and Structure for PMBus Master Middleware function

e_pmbus_nwk_status_m_t

Enumeration Name	e_pmbus_nwk_status_m_t	
Description This enumeration type indicates the internal state PMBus network layer (master). It is used to mail internal state of the PMBus Master Middleware.		
Declared header file	r_pmbus_app_master.h	
Remarks	-	
Element name	Description	Value
E_PMBUS_NWK_STATUS_M_IDLE	Waiting for new packet receive.	0
E_PMBUS_NWK_STATUS_M_RX	Receiving packet.	1
E_PMBUS_NWK_STATUS_M_TX	Transmitting packet.	2
E_PMBUS_NWK_STATUS_M_TX_QUICK	Transmitting quick command.	3
E_PMBUS_NWK_STATUS_M_TX_BLOCK	Transmitting block.	4
E_PMBUS_NWK_STATUS_M_RX_BLOCK	Receiving block.	5
E_PMBUS_NWK_STATUS_M_ENDING	End of packet.	6
E_PMBUS_NWK_STATUS_M_ERROR	Detects packet error.	7

e_pmbus_int_event_m_t

Enumeration Name	e_pmbus_int_event_m_t	
Description	tion This enumeration type indicates the cause of an I20 error detection interrupt. It is used to execute proce each interrupt cause in the internal process of the F Master Middleware.	
Declared header file	r_pmbus_app_master.h	
Remarks	-	
Element name	Description	Value
E_PMBUS_INT_EVENT_M_NONE	Interrupt not detected	0
E_PMBUS_INT_EVENT_M_ARB_LOST	Detects arbitration lost.	1
E_PMBUS_INT_EVENT_M_TIMEOUT	Detects timeout.	2
E_PMBUS_INT_EVENT_M_NACK	Detects NACK receive.	3
E_PMBUS_INT_EVENT_M_START	Detects start condition.	4
E_PMBUS_INT_EVENT_M_STOP	Detects stop condition.	5
E_PMBUS_INT_EVENT_M_STOP_ERROR	Detects unexpected Stop condition.	6



st_pmbus_nwk_ctrl_m_t

Enumeration Name	st_pmbus_nwk_ctrl_m_t
Description	This is a structure that manages PMBus network layer (master) parameters. It is used to manage the communication status inside the PMBus Master Middleware.
Declared header file	r_pmbus_app_master.h
Remarks	-
Member name	Description
volatile e_pmbus_nwk_status_m_t e_m_status	Network layer status
uint8_t u1_current_addr	Currently executing slave address
uint8_t u1_current_cmd	Currently executing command
uint16_t u2_rx_index	Current number of received data bytes
uint16_t u2_rx_len	Number of data bytes to be received
uint16_t u2_rx_size	*p_u1_rx_buf Size
uint8_t *p_u1_rx_buf	Pointer to receive data storage buffer
uint16_t u2_tx_index	Current number of transmission data bytes
uint16_t u2_tx_len	Number of data bytes to be transmitted
uint16_t u2_tx_size	*p_u1_tx_buf Size
uint8_t *p_u1_tx_buf	Pointer to transmit data storage buffer
uint8_t u1_pec	Present PEC calculation

st_pmbus_ctrl_m_t

Structure Name	st_pmbus_ctrl_m_t
Description	This is the control data structure of the PMBus Middleware (master). It is used to manage the PMBus Master Middleware setting information and communication status.
Declared header file	r_pmbus_app_master.h
Remarks	-
Member name	Description
st_pmbus_nwk_ctrl_m_t st_nwk_ctrl_m	Parameter-managed struct of PMBus network Layer (master)
volatile e_pmbus_packet_result_m_t e_pmbus_result_m	Executing PMBus communication (master)
bool b_open_flag	OPEN status (No false: Open or true: Open).
bool b_pec_flag	PEC enable/disable information (false: disable, true: enable)
uint8_t u1_own_slave_addr	Its own slave address. (Not used in demonstration systems.)



5.1.6 PMBus Master global variables List

The following table lists the global variables used in this control program.

Table 19 PMBus Master Application global variables list

File name	Global Variables	Usage
r_pmbu s_demo _master	static const st_app_command_forma t_t	A const table used to check the format of PMBUS commands received via UART.
.C	s_st_pmbus_command_ check_table[COMMAND _TABLE_SIZE]	
	static const char * sp_pmbus_message_ret urn_res	A const value that stores the string "return code:" that is added when storing the PMBUS execution result in the UART transmit buffer.
	static const char * sp_pmbus_message_pa cket_res	A const value that stores the string "packet result:" that is added when storing the PMBUS execution result in the UART transmit buffer.
	static st_app_uart_rx_t s_st_uart_rx_data	Structure variable that manages UART receive data information. Analyzes the receive data stored in u1_recv_buf, a member of this structure, and controls PMBUS process.
	static uint8_t s_u1_uart_tx_buf[UART _TX_BUF_SIZE]	Buffers for storing UART transmit data.
	static uint8_t s_u1_uart_rx_buf[UART _RX_BUF_SIZE]	A buffer that stores UART received data. The received data stored in this buffer is analyzed to detect the line feed code that separates the received data. This buffer is used as a ring buffer.
	static uint16_t s_u2_uart_rx_index;	Variable that manages how many data items are currently received in UART.
	static uint16_t s_u2_rx_r_index	This parameter indicates the most recent data position at which the receive data buffer (s_u1_uart_rx_buf) was read.
	static uint16_t s_u2_rx_w_index	Indicates the most recent data position stored in the receive data buffer (s_u1_uart_rx_buf).
	static uint8_t s_u1_uart_rx_relay_buf[UART_RELAY_BUF_SI ZE]	Buffer for storing UART receive data. After the UART receive interrupt handler stores the received data in this buffer, the main process Copy the data to s_u1_uart_rx_buf.
	volatile static e_main_status_t s_e_main_status	Variables for managing the internal process state of an application.
	volatile static uint16_t s_u2_seq_index	Variables for managing the UART command receive process status. This variable determines how much data required for PMBUS communication has been received.
	static st_pmbus_data_t s_st_pmbus_data	Structural variables that manage the data for PMBUS commands. The data stored in this structure variable is used as an argument to be passed to the PMBUS API.
	static uint8_t s_u1_pmbus_tx_buf[PM BUS_TX_BUF_SIZE]	Buffers for storing the transmitted data for PMBUS. This buffer is set to the member *p_u1_tx_buf of s_user_pmbus_cfg and used inside the PMBUS Middleware.
	static uint8_t s_u1_pmbus_rx_buf[PM BUS_RX_BUF_SIZE]	Buffers to store received data for PMBUS. This buffer is set to the member *p_u1_rx_buf of s_user_pmbus_cfg and used inside the PMBUS Middleware.



static uint16_t s_u2_pmbus_rx_size	Number of data received by PMBUS. Specify this as an argument to R_PMBUS_Master_Read and R_PMBUS_Master_WriteRead to store the amount of data received via PMBUS.
static uint8_t s_u1_pmbus_temp_rx_b uf[PMBUS_RX_BUF_SI ZE]	Buffer for storing PMBUS receive data specified when executing the PMBUS API. Specify as an argument to R_PMBUS_Master_Read and R_PMBUS_Master_WriteRead to store data received via PMBUS.
static e_pmbus_packet_result_ m_t s_e_packet_result	Variable that stores the execution result (packet result) of the PMBUS API. Specify as an argument for each PMBUS API to store the execution result (packet result) of the PMBUS API.
static uint8_t s_u1_pmbus_ret	Variable that stores the result of executing PMBUS API (return code).
static st_pmbus_cfg_m_t s_user_pmbus_cfg	Variable to store the configuration data to be registered in R_PMBUS_Master_Open.

Table 20 Global variables for PMBus Master Middleware

File name	Global Variables	Usage
r_pmbus_ma ster_app.c	static st_pmbus_ctrl_m_t g_st_pmbus_ctrl	Global variable that manages the control information of PMBUS Master Middleware. It is used only within PMBUS Master Middleware.

5.1.7 PMBus Master macro Definition List

The following table lists the macro definitions used in this control program.

Table 21 PMBus Master Application macro definition list

File name	Macro name	Usage	Defined Value
r_pmbus_ demo_ma	PMBUS_APP_C MD_xxx	 Define the command code for PMBUS. (Refer to below for macro names) 	-
ster.h		PMBUS_APP_CMD_OPERAION : OPERAION command	0x01
		PMBUS_APP_CMD_ON_OFF_CONFIG : ON_OFF_CONFIG command	0x02
		PMBUS_APP_CMD_CLEAR_FAULTS : CLEAR FAULTS command	0x03
		PMBUS_APP_CMD_STATUS_FAN_1_2 : STATUS_FAN_1_2 command	0x81
		PMBUS_APP_CMD_READ_VOUT : READ_VOUT command	0x8B
		PMBUS_APP_CMD_READ_IOUT : READ_IOUT command	0x8C
		PMBUS_APP_CMD_READ_FAN_SPEED_1 : REA_DFAN_SPEED_1 command	0x90
		PMBUS_APP_CMD_READ_FREQUENCY : READ_FREQUENCY command	0x95
		PMBUS_APP_CMD_RESERVED : RESERVED command	0x09
		PMBUS_APP_CMD_PMBUS_REVISION : PMBUS_REVISION command	0x98
		PMBUS_APP_CMD_STORE_DEFAULT_CODE : STORE_DEFAULT_CODE command	0x13
		PMBUS_APP_CMD_FAN_COMMAND_1 : FAN_COMMAND_1 command	0x38
		PMBUS_APP_CMD_READ_EOUT : READ_EOUT command	0x87
		PMBUS_APP_CMD_PAGE_PLUS_WRITE : PAGE_PLUS_WRITE command	0x05



UAR _SIZ	T_TX_BUF E	Max. of buffers for storing data to be sent by UART.	256
UAR _SIZ	T_RX_BUF E	Max. of buffers for storing data to be received by UART.	256
	T_RELAY_ _SIZE	Max. buffers to temporarily store data received by UART.	3
PMB F_SI	US_TX_BU ZE	Max. value of buffers for storing data to be sent by PMBUS.	40
PMB UF_S	US_RX_B SIZE	Max. value of buffers for storing data to be received by PMBUS.	40
	IMAND_TA _SIZE	The total number of commands to be registered in the command check table (s_st_pmbus_command_check_table).	14
SEQ x	_INDEX_xx	• Define the UART command receive process state. (see below for macro names)	-
		SEQ_INDEX_IDLE : Waiting for UART receive.	0
		SEQ_INDEX_SLAVE_ADDR : Receive end up to slave address.	1
		SEQ_INDEX_RX : READ/WRITE information has been received.	2
		SEQ_INDEX_COMMAND : Command code has been received.	3
		SEQ_INDEX_WRITE_DATA : PMBUS transmission data is being received or has been received.	4
		SEQ_INDEX_MAX : The maximum number of PMBUS transmission data that can be processed by this application.	256
	T_RESPO _TIMEOUT IE	Soft timer count value that waits until UART communication is completed when PMBUS receive is returned in UART	0x50000
RET_	_OK	Return value of the application internal function. Normal end.	0
RET_	_ERROR	Return value of the application internal function. Abnormal end.	1

Table 22 PMBus Master API macro definition list

File name	Macro name	Usage	Defined Value
r_pmb us_ap p_mas ter.h	PMBUS_RET_x xx	• Error code returned from PMBus middleware API. (See below for macro names)	-
		PMBUS_RET_OK : Normal end.	0
		PMBUS_RET_ERROR : Abnormal end. See the st_pmbus_cfg_m_t.e_pmbus_result_m for more information about the source.	1
		PMBUS_RET_PARAM : Specified argument is invalid.	2
		PMBUS_RET_NOT_OPENED : No OPEN.	3
		PMBUS_RET_OPENED : Already OPEN.	4

Table 23 PMBus Master Middleware function macro definition list

File name	Macro name	Usage	Defined Value
r_pmb us_ap p_mas	PMBUS_TRAN S_xxx	•Defines the transaction code used to determine the protocol supported by each command code. (See below for macro names)	-
ter.h		PMBUS_TRANS_RESERVED : Command code is RESERVED.	0x00



RX Family/RA Fam	ily PMBus	Master-Slave communication using I2C bus interface	e (RIIC/I3C)
		TRANS_READ_BYTE : Command Code Supports /TE Transactions.	0x01
		TRANS_READ_WORD : Command Code Supports ORD Transactions.	0x02
		TRANS_BLOCK_READ : Command Code Supports READ Transactions.	0x03
		TRANS_SEND_BYTE : Command Code Supports /TE Transactions.	0x10
		TRANS_WRITE_BYTE : Command Code Supports YTE Transactions	0x20
		TRANS_WRITE_WORD : Command Code Supports /ORD Transactions.	0x30
		TRANS_BLOCK_WRITE : Command Code Supports VRITE Transactions.	0x40
		TRANS_WRITE_QUICK : Command Code Supports ck Command Transactions.	0x50
		TRANS_PROCESS_CALL : Command Code Supports S CALL Transactions.	0x60
		TRANS_BLOCK_PROCESS_CALL : Command Code Block Write-Block Read Process Call Transactions.	0x70
PMBUS_0 MAND_C MAX		mum number of commands supported by the PMBus re.	256
PMBUS_E K_SIZE_M		unt of data that can be sent/received by Block d will.	1
PMBUS_E K_SIZE_M		ount of data that can be sent/received by Block d will.	32
PMBUS_E SIZE_MIN		uffer size that can be registered in PMBUS Middleware ben.	1
PMBUS_I SIZE_MA	<pre> during Op Read/Blo </pre>	uffer size that can be registered in PMBUS Middleware ben. (Max. number of data to write during Block ck Write (32) + Command code (1) + Number of data to nber of data to read (1) + PEC (1))	PMBUS_ BLOCK_ SIZE_MA X + 3
PMBUS_(_USE_IP	"1 (uses t whether t calculator a CRC ca	alue that specifies the PEC calculation method. Set to the calculator built into the MCU)" or "0 (specifies o use a table for calculation)." If you want to use the r built into the MCU, you must implement code that uses alculator in the r_pmbus_nwk_AddCrc8() function and nge the setting to "1 (uses the calculator built into the	0
PMBUS_/ T_RESPC _ADDR	NSE receiving R_PMBU	e address (ARA) of the communication destination for ALERT information specified when S_Master_ReceiveARA is executed. The value defined ant with the SMBus specifications.	0x0C
PMBUS_S E_ADDR_		ber of slave address that can be specified in the naster API arguments.	0x80




5.1.8 PMBus Master Control Flowchart


The flow of PMBus Master Application section is shown in section 5.1.8.1, the flow of PMBus Master API section is shown in Section 5.1.8.2, and the flow of PMBus Master drivers section is shown in Section 5.1.8.3. In addition, Please refer to the project code for PMBus Master Middleware section.

5.1.8.1 PMBus Master Application Flowchart


PMBus Master Application part communicates with PC and calls API that control PMBus Master Middleware part. The flowchart of PMBus Master Application part is shown below. Refer to the Project Code for the process flow of the intermediate functions in PMBus Master Application section. The red-framed areas in the PAD diagram related to RSCI11 indicate the changes made to the code generated by the Smart Configurator.




PMBus master overall outline flow









- PMBus master function detailed flow
- main













pmbus_demo_update_status




• pmbus_Demo_notify_result






• pmbus_demo_response






• pmbus_demo_pmbus_execute






pmbus_demo_uart_rev_callback






pmbus_demo_notify_event




• pmbus_demo_update_sequence







• r_Config_RSCI11_callback_transmittend



• r_Config_RSCI11_callback_receiveend



• r_Config_RSCI11_callback_receiveerror







5.1.8.2 PMBus Master API flowchart

PMBus Master API part controls PMBus Master Middleware part. The flowchart for PMBus Master API part is shown below.

• R_PMBUS_Master_Open



• R_PMBUS_Master_Close






R_PMBUS_Master_Write

u1_transaction = (s_pmbus_cmd_transaction_t able[u1_command] & 0xF0)			
PMBUS_SLAVE_ADDR_MAX < TRUE u1_slave_addr) (NULL == p_e_packet_result)	ret = PMBUS_RET_PARAM		
ret == PMBUS_RET_OK	g_st_pmbus_ctrl.b_open_flag l= true	ret = PMBUS_RET_NOT_OPENED	
			· · · · · · · · · · · · · · · · · · ·
TRUE	u1_transaction == PMBUS_TRANS_SEND_BYTE	u2_tx_len == 0 FALSE	ret = r_pmbus_app_SendByte()
ret == PMBUS_RET_OK			ret = PMBUS_RET_PARAM
	u1_transaction == PMBUS_TRANS_WRITE_BYTE	(1 == u2_tx_len) && (NULL != p_u1_tx_buf)	ret = r_pmbus_app_WriteByte()
		FALSE	ret = PMBUS_RET_PARAM
		(2 == u2_tx_len) && (NULL !=	ret = r_pmbus_app_WriteWord()
	u1_transaction == PMBUS_TRANS_WRITE_WOR D	p_u1_tx_buf) FALSE	ret = PMBUS_RET_PARAM
		(PMBUS_BLOCK_SIZE_MIN <= TRUE u2_tx_ten) &&	ret = r_pmbus_app_BlockWrite()
	u1_transaction == PMBUS_TRANS_BLOCK_WRIT E	(PMBUS_BLOCK_SIZE_MAX >= u2_tx_len) && (NULL != p_u1_tx_buf))	ret = PMBUS_RET_PARAM
	u1_transaction ==	ret = r_pmbus_app_QuickWRite	
	PMBUS_TRANS_WRITE_QUICK u1_transaction == PMBUS_TRANS_PROCESS_CAL	[]	
	L u1_transaction == PMBUS_TRANS_BLOCK_PROC ESS_CALL	ret = PMBUS_RET_PARAM	
return ret			




• R_PMBUS_Master_Read






• R_PMBUS_Master_WriteRead







• R_PMBUS_Master_EnablePEC



• R_PMBUS_Master_DisablePEC



• R_PMBUS_Master_ReceiveARA







5.1.8.3 PMBus Master Drivers Flowchart

In RX26T, the drivers are partially changed according to PMBus Master process from the code generated by the smart configurator. Refer to Customizing 5.1.4 PMBus Master Driver section for details. The deficit in each pad diagram is the correction part. The areas framed in red in each PAD diagram are the areas to be corrected.

r_Config_RIIC0_transmit_interrupt




• r_Config_RIIC0_receive_interrupt







• r_Config_RIIC0_callback_transmitend



• r_Config_RIIC0_callback_receiveend



• r_Config_RIIC0_callback_error






Start						
r_pmbus_app_int_Receive(g_riic0_rx_count, &g_riic0_rx_length)						
u2_current_rx_length != g_riic0_rx_length	TRUE	g_riic0_rx_length = u2_current_rx_length				
		1 < (g_riic0_rx_length - g_riic0_rx_count)	TRUE	g_riic0_state = 09_IIC_MASTER_RECEIVES_DATA		
				RIICO.ICMR3.BIT.ACKWP = 1U; RIICO.ICMR3.BIT.ACKBT = 0U;]	
This function is an a				2 < (g_riic0_rx_length - g_riic0_rx_count)	TRUE	RIICO.ICMR3.BIT.WAIT = OU

• R_Config_TMR0_Start

St	art
	TMR0.TCNT.BYTE = 0U
	IR(TMR0, CMIA0) = 0U; IEN(TMR0, CMIA0) = 1U; TMR0.TCCR.BYTE = _08_TMR_CLK_SRC_PCLK _06_TMR_PCLK_DIV_8192;
	The red frame is a change part
Er	nd

• r_Config_TMR0_cmia0_interrupt





5.2 PMBus Salve softwares

PMBus Slave software is classified into the user application part, middleware part, and driver part as shown in Figure 21 PMBus Slave Software Module Configuration (RX26T Group) and Figure 22 PMBus Slave Software Module Configuration (RA6T3 Group). The driver for the RX26T group uses software generated by the Smart Configurator, and for the RA6T3 group uses software generated by FSP, with some modifications made to Execute PMBus Slave operations. Table 24 shows RX26T folder/file configurations for each software, and Table 25 shows RA6T3 groups.

Folder name	File name	Outline	
pmbus_app\	r_app_main.c	The main program of PMBus demonstration system. User Applications	
		PMBus user application process is added to main file of the motor sample.	
pmbus_app\	r_app_board_ui.c	The program for controlling the motor to monitor UI of the motor sample board.	
		Commented motor revolution starting control is used when SW1 is ON for the motor sample.	
pmbus_app\	r_app_main.h	The header file to use for the main program of PMBus demonstration system.	
		PMBus user application process is added to main file of the motor sample.	
pmbus_slave\	r_pmbus_app_slave.c	The application-layer of PMBus Middleware.	
pmbus_slave\	r_pmbus_app_slave.h	The header file to use for application-layer of PMBus Middleware.	
pmbus_slave\	r_pmbus_nwk_slave.c	The network-layer of PMBus Middleware.	
pmbus_slave\	r_pmbus_nwk_slave.h	The header file to use for the network-layer of PMBus Middleware.	
pmbus_slave\	r_pmbus_wrapper_slave.c	Use in the wrapper function which absorbs the difference between RX26T and RA6T3 driver API in the driver-laye of PMBus Middleware.	
pmbus_slave\	r_pmbus_wrapper_slave.h	The header file to use for wrapper function in the driver- layer of PMBus Middleware.	
src\smc_gen\C onfig_RIIC0\	Config_RIIC0.c	The driver-layer of PMBus Middleware. Generate by the smart configurator.	
src\smc_gen\C onfig_RIIC0\	Config_RIIC0.h	The header file to use for the driver-layer of PMBus Middleware. Generate by the smart configurator.	
src\smc_gen\C onfig_RIIC0\	Config_RIIC0_user.c	The driver-layer of PMBus Middleware. Generate by the smart configurator.	
src\smc_gen\C onfig_TMR0\	Config_TMR0.c	The driver-layer of PMBus Middleware. Generate by the smart configurator.	
src\smc_gen\C onfig_TMR0\	Config_TMR0.h	The header file to use for the driver-layer of PMBus Middleware. Generate by the smart configurator.	
src\smc_gen\C onfig_TMR0\	Config_TMR0_user.c	The driver-layer of PMBus Middleware. Generate by the smart configurator.	
src\smc_gen\C onfig_CMT0\	-	The driver-layer used in motor sample. Generate by the smart configurator.	
src\smc_gen\C onfig_IWDT\	-	The driver-layer used in motor sample. Generate by the smart configurator.	
src\smc_gen\C onfig_MOTOR \	-	The driver-layer used in motor sample. Generate by the smart configurator.	

Table 24 PMBus Slave RX26T Folder/File Configuration



src\smc_gen\C onfig_POE\	-	The driver-layer used in motor sample. Generate by the smart configurator.
src\smc_gen\C onfig_PORT\	-	The driver-layer used in motor sample. Generate by the smart configurator.
src\smc_gen\C onfig_S12AD2 \	-	The driver-layer used in motor sample. Generate by the smart configurator.
motor_module\	-	Middleware parts of motor sample.
app\	-	Main application parts of motor sample.
		The demonstration system excludes files in main folder and r_app_board_ui.c in the board_ui folder from being built.
app\cfg\	r_app_control_cfg.h	File that defines the configuration information of motor sample.
		Change "APP_CFG_USE_UI" to "MAIN_UI_BOARD" to control the motor by Board UI.

Table 25 PMBus Slave RA6T3 Folder/File Configuration					
Folder name	File name	Outline			
pmbus_app\	r_app_pmbus_main.c	The main program of PMBus demonstration system. User Applications PMBus user application process is added to main file of motor sample.			
pmbus_app\	r_app_pmbus_main.h	The header file to use for the main program of PMBus demonstration system. PMBus user application process is added to main file of motor sample.			
pmbus_app\	r_app_control_parameter.h	The header file to use for the main program of PMBus demonstration system. Renamed only, the file r_mtr_control_parameter.h of motor sample.			
pmbus_app\	r_app_motor_parameter.h	The header file to use for the main program of PMBus demonstration system. Renamed only, the file r_mtr_moter_parameter.h of motor sample.			
pmbus_slave\	r_pmbus_app_slave.c	The application-layer of PMBus Middleware.			
pmbus_slave\	r_pmbus_app_slave.h	The header file to use for the application-layer of PMBus Middleware.			
pmbus_slave\	r_pmbus_nwk_slave.c	The network-layer of PMBus Middleware.			
pmbus_slave\	r_pmbus_nwk_slave.h	The header file to use for the network-layer of PMBus Middleware.			
pmbus_slave\	r_pmbus_wrapper_slave.c	Use in the wrapper function which absorbs the difference between RX26T and RA6T3 driver API in the driver-layer of PMBus Middleware.			
pmbus_slave\	r_pmbus_wrapper_slave.h	The header file for wrapper function in the driver-layer of PMBus Middleware.			
pmbus_slave\	r_smbus_slave.c	The SMBus driver-layer of PMBus Middleware. Corresponds to the r_iic_b_slave.c of FSP.			
pmbus_slave\	r_smbus_slave.h	The header file to use for the SMBus driver-layer of PMBus Middleware.			
		Corresponds to the r_iic_b_slave.h of FSP.			



pmbus_slave\	r_smbus_slave_api.h	The header file to use for SMBus driver-layer of PMBus Middleware.	
		Corresponds to the r_i2c_slave_api.h of FSP.	
pmbus_slave\	r_smbus_slave_cfg.h	The header file to use for SMBus driver-layer of PMBus Middleware.	
		Corresponds to the r_iic_b_slave_cfg.h of FSP.	
ra\fsp\src\r_gpt\	r_gpt.c	PMBus Middleware generated by FSP and the drivers used by the motor samples.	
ra\fsp\inc\api\	r_tiemr_api.h	PMBus Middleware generated by FSP and the header file of the driver layer used in the motor sample.	
ra\fsp\inc\instan ce\	r_gpt.h	PMBus Middleware generated by FSP and the header file of the driver layer used in the motor sample.	
ra\	-	Various files including the drivers used in the motor samples generated by FSP.	
ra_cfg\	-	The driver-layer of PMBus Middleware. Generate by the smart configurator.	
ra_gen\	-	The driver-layer of PMBus Middleware. Generate by the smart configurator.	
motor_module\	-	Middleware of the motor sample	
src\	-	Main application parts of motor sample. The demonstration system excludes files in src \ application \ main folder from being built.	

5.2.1 PMBus Slave operation Sequence

To PMBus for Write operation, Read operation, Write/Read operation, and Alert Response operation according to the command-sequence. the Write operation sequence is shown in Figure 32 and Figure 33, the Read operation sequence and Write/Read operation sequence are shown in Figure 34 and Figure 35, and the Alert Response operation is shown in Figure 36 and Figure 37 For API functions used in each operation, refer to PMBus Slave Function List in Section 5.2.3.

[Sequence diagram arrow legend]			
Function Call (Own task) :			
Function Call (Other task) : Function Return :► Asynchronous Notification :			






Figure 32 PMBus Slave Write protocol Sequence Diagram (1/2)



RX Family/RA Family

PMBus Master-Slave communication using I2C bus interface (RIIC/I3C)




Figure 33 PMBus Slave Write protocol Sequence Diagram (2/2)






Figure 34 PMBus Slave Read and Write Read protocol Sequence Diagram (1/2)






Figure 35 PMBus Slave Read and Write Read protocol Sequence Diagram (2/2)






Figure 36 PMBus Slave Alert Response Address protocol Sequence Diagram (1/2)






Figure 37 PMBus Slave Alert Response Address protocol Sequence Diagram (2/2)



5.2.2 PMBus Slave status transitions

The status of PMBus Slave middleware is managed by each of Application Layer and Driver Layer. API part manages protocol status transitions, and the driver part manages data transmission/reception numbers. Section 5.2.2.1 shows the status transitions of API part and Section 5.2.2.2 shows the status transitions of the driver part.

5.2.2.1 PMBus Slave Middleware Application Layer status transitions

Middleware Application Layer status transitions of PMBus Slave are waiting in IDLE status in preparation for reception from PMBus Master. When a command is subsequently sent from PMBus Master, the status of transmission, reception, and error handling is managed in accordance with the command code. Application Layer status transitions of the following PMBus Slave are shown in Figure 38, Figure 39, Figure 40, Figure 41, Table 26, Table 27 and Table 28.




Figure 38 PMBus Slave Middleware Application Layer status transitions diagram



[Event List]					
*[Exx] indicates normal Event, an	d [errxx] indicates Event when an error o	occurs.			
E00/err0_Open	,E01_Close *1	,E02_EnablePEC *1			
E03_DisablePEC *1	,E04_SendARA	,E05/err05_Restart			
E06_Interrupt (Start Condition detect	, · ·				
	full when the RW bit of the slave address	s is set to write) *2,			
E08/err08_Interrupt (Receive Buffer	empty when the RW bit of the slave add	lress is read) *2			
	upt) ,E0B_Interrupt (Transmit End Interru				
E0C/err0C_Interrupt (Stop Condition					
err0D_Interrupt (Arbitlation Lost) *1	,err0E_Interrupt (NACK detect) *1	,err0F_Interrupt (Timeout Detect)			
*1. A Event in which no status transit		ot occurs when a slave address is received,			
The hardware is determined by RV		or occurs when a slave address is received,			
	SULT and enter ERROR in the following	cases.			
- The number of received data exc	eeds the receive buffer size. PACKET R	ESULT=DATA_SIZE			
	gistered. PACKET RESULT=NOT_READ				
	d is unsupported. PACKET RESULT=C				
	SULT and enter ERROR in the following registered. PACKET RESULT = NOT R				
*5. Check PACKET RESULT and execute the callback. Refer to the status diagram of PACKET RESULT for the term to execute the callback.					
	Aiddleware Application Lawar	otatus transitions diserem Cumplement to			
Figure 39 PMBus Slave I	vilodieware Application Layer	status transitions diagram Supplement to			

Figure 38



• PACKET RESULT status transitions




Figure 40 PMBus Slave Middleware Application Layer status transitions diagram for PACKET RESULT

*1. Calls a callback function and executes command processing.
*2. [Exx] stands for one of the following events:
[E07/err07]
[E08/err08]
[E09/err09]
[E0A/err0A]
[err0F]
*3. Call the callback function and Executes error notification.
<error> means one of the following.</error>
DATA_SIZE_ERROR
PEC_ERROR
INTERNAL_ERROR NOT READY
CMD NOT SUPPORT
*4. Call the callback function and execute ARA reply completion process.

Figure 41 PMBus Slave Middleware Application Layer status transitions diagram for PACKET RESULT Supplement to Figure 40



Table 26 PMBus Slave Application Layer status transitions table (ara flag = 0)

This table shows the state transition table when ara_flag is 0. Explanations of the annotations are summarized in Figure 27

This table and.Figure 27 should be interpreted as follows.

- event consists of an abbreviation for the API name and the interrupt cause.
- status consists of an abbreviation for the "e_pmbus_nwk_status_s_t" element name.
- "If (<condition>)" means a conditional transition.
- [-><state>] means a transition to a state. "ERROR (<error name>)" means the API return value.
- "PACKET RESULT(<error name>)" means the error information stored in the API argument p_e_packet_result).
- [-] means no state transition.
- Light green indicates state transitions when ara_flag=0 in Figure 38. Light blue indicates state transitions when ara flag=1 in Figure 38.

 Light blue 	Light blue indicates state transitions when ara_flag=1 in Figure 38.					
	IDLE	START	RX	TX_RESP	ERROR *5	
E00/err00_Open	→ IDLE*7	→ IDLE*7	→ IDLE*7	→ IDLE*7	→ IDLE*7	
E01_Close	-	-	-	-	-	
E02_EnablePEC	-	-	-	-	-	
E03_DisablePEC	-	-	-	-	-	
E04_SendARA	\rightarrow	\rightarrow	\rightarrow	\rightarrow	\rightarrow	
	ara_flag = 1	IDLE PACKET RESULT (OK) ara_flag = 1	IDLE PACKET RESULT (OK) ara_flag = 1	IDLE PACKET RESULT (OK) ara_flag = 1	IDLE PACKET RESULT (OK) ara_flag = 1	
E05/err05_Restar	\rightarrow	\rightarrow		\rightarrow	\rightarrow	
t	ara_flag = 0	IDLE PACKET RESULT (OK) ara_flag = 0	IDLE PACKET RESULT (OK) ara_flag = 0	IDLE PACKET RESULT (OK) ara_flag = 0	IDLE PACKET RESULT (OK) ara_flag = 0	
E06_Interrupt	\rightarrow		-			
(Start Condition detect)	START					
E07/err07_Interru pt	-	if (detect start condition)	PACKET RESULT (PEC_ERROR)	PACKET RESULT (PEC_ERROR)	-	
(Receive Buffer Full with slave address is write)		→ RX		ERROR		
E08/err08_Interru	-	-	read receive data from	PACKET RESULT	-	
pt (Receive Buffer			ICDRR	(INTERNAL)		
Full)			if (rx_index over buffer size) PACKET RESULT (DATA_SIZE) →	→ ERROR		
			ERROR if (buffer size is NULL) PACKET RESULT (NOT_READY)			
			→ ERROR if (rx_index ==0) &			
			(command supported) PACKET RESULT (CMD_WAIT)			
			if (rx_index ==0) & (command not support) PACKET RESULT (CMD_NOT_SUPPORT)			
E09/err09_Interru	-	PACKET RESULT	if (PACKET RESULT ==	-	-	
pt (Transmit Interrupt with slave address is read)		(INTERNAL) → ERROR	CMD_WAIT) & (detect restart condition) PACKET RESULT (CMD_COMP)			
i cauj			→ TX_RESP*1* if (PACKET RESULT != CMD_WAIT) PACKET RESULT			



			(PEC_ERROR)		[]
			\rightarrow		
			ERROR		
E0A/err0A_Interr upt	-	-	-	set transmit data to ICDRT	-
(Transmit				ICDRI	
Interrupt)					
E0B_Interrupt	-	-	-	-	-
(Transmit End Interrupt)					
. ,					
E0C/err0C_Interr	-	\rightarrow	if (PACKET RESULT ==	if (tx bufer size is	→ IDLE
upt (Stop Condition		IDLE	CMD_WAIT) PACKET RESULT	NULL) PACKET RESULT	IDLE
detect)			(CMD_COMP)*3	(NOT_READY)	
,			\rightarrow	\rightarrow	
			IDLE	ERROR	
			if(rx_index==0) PACKET RESULT	if (PACKET RESULT ==	
			(CMD_QUICK)*3	CMD_WAIT)	
			\rightarrow	PACKET RESULT	
			IDLE	(CMD_COMP)*3	
				→ IDLE	
				if (b_ara_flag ==	
				true)	
				PACKET RESULT	
				(CMD_ARA_COMP) *3	
				\rightarrow	
				IDLE	
err0D_Interrupt	-	-	-	-	-
(Arbitlation Lost)					
err0E_Interrupt	-	-	-	-	-
(NACK detect)					
err0F_Interrupt	-	PACKET RESULT	PACKET RESULT	PACKET RESULT	-
(Timeout Detect)		(TIMEOUT)	(TIMEOUT)	(TIMEOUT)	
		→ ERROR	→ ERROR	→ ERROR	
		→	→	→	
		IDLE*6	IDLE*6	IDLE*6	

Table 27 PMBus Slave Application Layer status transitions table (ara_flag = 1)

This table shows the state transition table when ara_flag is 1.					
	IDLE	START	ТХ	ERROR *5	
E00/err00_Open	→ IDLE*7	→ IDLE*7	→ IDLE*7	→ IDLE*7	
E01_Close	-	-	-	-	
E02_EnablePEC	-	-	-	-	
E03_DisablePEC	-	-	-	-	
E04_SendARA	ara_flag = 1	→ IDLE PACKET RESULT (OK) ara_flag = 1	→ IDLE PACKET RESULT (OK) ara_flag = 1	→ IDLE PACKET RESULT (OK) ara_flag = 1	
E05/err05_Restart	ara_flag = 0	→ IDLE PACKET RESULT (OK) ara_flag = 0	→ IDLE PACKET RESULT (OK) ara_flag = 0	→ IDLE PACKET RESULT (OK) ara_flag = 0	
E06_Interrupt (Start Condition detects)	→ START	-		-	
E07/err07_Interrupt (Receive Buffer Full with slave address is write)	-	PACKET RESULT (PEC ERROR) → →ERROR	PACKET RESULT (INTERNAL) → ERROR	-	



E08/err08_Interrupt (Receive Buffer Full)	-	-	-	-
E09/err09_Interrupt (Transmit Interrupt with slave address is read)	-	if (detect start condition) → TX	PACKET RESULT (PEC_ERROR) → ERROR	-
E0A/err0A_Interrupt (Transmit Interrupt)	-	-	set transmit data to ICDRT if (buffer size is NULL) PACKET RESULT (NOT_READY) → ERROR	
E0B_Interrupt (Transmit End Interrupt)	_	-	-	-
E0C/err0C_Interrupt (Stop Condition detect)	-	→ IDLE	→ IDLE	→ IDLE
err0D_Interrupt (Arbitlation Lost)	-	-		
err0E_Interrupt (NACK detect)	-	-	-	-
err0F_Interrupt (Timeout Detect)	-	-	PACKET RESULT (TIMEOUT) → ERROR → IDLE*6	-
E00/err00_Open	→ IDLE*7	→ IDLE*7	→ IDLE*7	→ IDLE*7
E01_Close	-	-	-	-
E02_EnablePEC	-	-	-	-
E03_DisablePEC	-	-	-	-
E04_SendARA	ara_flag = 1	→ IDLE PACKET RESULT (OK) ara_flag = 1	→ IDLE PACKET RESULT (OK) ara_flag = 1	→ IDLE PACKET RESULT (OK) ara_flag = 1

[NOTE]

*1. Execute user callback after state transition.

*2. Start sending response data.*3. Start receiving the next command after executing the callback.

*4. Execute a callback to notify the user that the command is not supported.

*5. Execute a callback after ERROR status is changed, and notifies the user of the occurrence of the error.

*6. The callback is executed after ERROR state transition, and Restart process is executed immediately, and IDLE state is entered.

*7. Switches to Idle only when Open occurs after Close.



Table 28 PACKET_RESULT State Transition Table

This table shows the state transition table for PACKET_RESULT corresponding to Figure 40.

This table should be interpreted as follows.

event consists of an abbreviation for the API name and the interrupt cause.
 etatus consists of an abbreviation for the "a pmbus putk status of the abbreviation for the "a pmbus putk status of the abbreviation for the status of the abbreviation for the status of the abbreviation for the abbreviatio

status consists of an abbreviation for the "e_pmbus_nwk_status_s_t" element name.

"If (<condition>)" means a conditional transition.

 $[\rightarrow$ <state>] means a transition to a state.

- · [-] means no state transition.
- Light green indicates state transitions in Figure 40.

	OK	CMD_WAIT	CMD_COMP	CMD_QUICK	CMD_ARA_C OMP	<error> *</error>
E00/err00_Op en	-	-	-	-	-	-
E01_Close	-	-	-	-	-	-
E02_EnableP EC	-	-	-	-	-	-
E03_DisableP EC	-	-	-	-	-	-
E04_SendAR A	-	→ OK	→ OK	→ OK	→ OK	→ OK
E05/err05_Re start	-	→ OK	→ OK	→ OK	→ OK	→ OK
E06_Interrupt (Start Condition detect)	-	-	-	-	-	-
E07/err07_Int errupt (Receive Buffer Full with slave address is write)	→ <error></error>	→ <error></error>	→ <error></error>	→ <error></error>	→ <error></error>	-
E08/err08_Int errupt (Receive Buffer Full)	if (first receive data and command is supported) → CMD_WAIT else → <error></error>	→ <error></error>	→ <error></error>	→ <error></error>	→ <error></error>	-
E09/err09_Int errupt (Transmit Interrupt with slave address is read)	→ <error></error>	if (slave address (read) detect with restart condition) → CMD_CMP else → <error></error>	→ <error></error>	→ <error></error>	→ <error></error>	-
E0A/err0A_In terrupt (Transmit Interrupt)	→ <error></error>	→ <error></error>	→ <error></error>	→ <error></error>	→ <error></error>	
E0B_Interrup t (Transmit End Interrupt)	-	-	-	-	-	-
E0C/err0C_In terrupt (Stop Condition detect)	if (rx_index is zero (no receive data)) → CMD_QUICK	→ CMD_CMP	-	-	-	-



err0D_Interru pt (Arbitlation Lost)	-	-	-	-	-	-
err0E_Interru pt (NACK detect)	-	-	-	-	-	-
err0F_Interru pt (Timeout Detect)	→ <error></error>	→ <error></error>	→ <error></error>	→ <error></error>	→ <error></error>	-
callback end	-	-	if (ara_flag == false) → OK if (ara_flag == true) → CMD_ARA_CO MP	→ OK	→ OK	→ OK

* For detailed conditions under which an <ERROR> occurs, see the PMBus Slave Application Layer state transition tables shown in Table 26 and Table 27.



5.2.2.2 PMBus Slave Driver Layer status transitions

The state transition of the PMBus Slave Driver Layer is divided into the transmit operation part and the receive operation part to PMBus Master, and the specified data is transmitted and received by the specified number of bytes. PMBus Slave Driver Layer status transitions are shown in Figure 42, Figure 43, Table 29 and Table 30.




Figure 42 PMBus Slave Driver Layer status transitions

- cont l tal
Event List] *[Evel indicates normal Event, and forrwl indicates Event when an error occure
*[Exx] indicates normal Event, and [errxx] indicates Event when an error occurs.
Abnormal Event that are not shown in the list occur in any status, and Notify an error by callback error.
00/err00_Send
01/err01_Rreceive
02_Interrupt (Receive Buffer Full)
03_Interrupt (Transmit)
04_Interrupt (Transmit End)
05/err05_Interrupt (Start Condition Detect)
06/err06_Interrupt (Stop Condition Detect)
rr07_Interrupt (Arbitlation Lost)
08/err08_Interrupt (NACK detect)
1. PMBus demonstration system normally executes a Receive and waits for a read from master.
The receive data count initial value (total_data_size) specified in Receive API specifies the maximum number of Block Write protocols (35(command (1) + Data Size (1) + Data(32) + PEC (1)) so that the receive data count does not change to STOP
condition reception wait during reception. 2. If a Stop condition is detected prior to transition to 14, a Receive Event[E01 is generated in callback receivend to initialize the
receive buffer settings, since reception operation is not completed.
Even when the maximum number of receive data is received, Receive Event[E01 is generated in callback receiveend and the receive buffer setting is initialized.
3. Send Event[E00] is raised in callback transmit, mode_flag is updated to 17, and status is updated to 11. (Corresponds to
detection of restart condition.)
 In transmitend callback, if Receive Event[E01] (PMBUS middleware is command receive mode for the next communication, or if Send Event[E00] (PMBus middleware is ARA send mode).

Figure 43 PMBus Master Driver status transition diagram (Supplement to Figure 42)



Table 29 PMBus Slave Driver Layer status transition table (when transmit)

This table shows the state transition when mode_flag is $17_IIC_SLAVE_TRANSMIT$. Explanations of the annotations are summarized in Table 30.

This table and Table 30 should be interpreted as follows.

- Since slave-address 10-bit is not used in PMBus, status control is omitted.
- The status control is omitted because RIIC0 timeout detection interrupt is not used in PMBus.
- $[\rightarrow <$ number>] is the number of the transition destination. (<number>) indicates the number of the transition destination of mode_flag.
- [-] means no state transition.
- Callback <xxx>] refers to executing a callback. Callback error (<number>) means the error-information passed to callback error.
- [If (<Condition>)] refers to conditional operation.
- Red text indicates the process changed for PMBus middleware.
- Light green indicates state transitions when mode_flag=17 in Figure 42.
- Light blue indicates state transitions when mode flag=16 in Figure 42.

				13_IIC_SLAVE_SEND S_STOP
E00/err00_Send	→ 15	→ 15	→ 15	→ 15
	(17)	(17)	(17)	(17)
E01/err01_Rreceive	\rightarrow	→ 15	→ 15	→ 15
	15 (16)	(16)	(16)	(16)
E02_Interrupt (Receive Buffer Full)	-	-	-	-
E03_Interrupt (Transmit)	-	if (0==remain data) → 12	-	-
E04_Interrupt (Transmit End)	-	-	→ 13	-
E05/err05_Interrupt (Start Condition Detect)	→ 11 callback start	-	callback error (MD_ERROR4)	-
E06/err06_Interrupt (Stop Condition Detect)	-	→ 15	callback error (MD_ERROR4)	callback transmitend *3
err07_Interrupt (Arbitlation Lost)	-	callback error (MD_ERROR1)	callback error (MD_ERROR1)	callback error (MD_ERROR1)
E08/err08_Interrupt (NACK detect)	-	if (0 == remain data) → 13 if (0 < remain data) callback transmitend *3 callback error (MD_ERROR3)	if (0 == remain data) → 13 if (0 < remain data) callback transmitend *3 callback error (MD_ERROR3)	if (0 == remain data) → 13 if (0 < remain data) callback transmitend *3 callback error (MD_ERROR3)
		/	/	/



This table shows the sta	e state transition when mode_flag is _16_IIC_SLAVE_RECEIVE.		
	_15_IIC_SLAVE_WAIT_START_ CONDITION	_10_IIC_SLAVE_RECEIVE_DAT A	_14_IIC_SLAVE_RECEIVE_STO P
E00/err00_Send	→ 15 (17)	→ 15 (17)	→ 15 (17)
E01/err01_Rreceive	→ 15 (16)	→ 15 (16)	→ 15 (16)
E02_Interrupt (Receive Buffer Full)	-	if (dummy_count < 1) callback receive if (ICSR2.STOP == 1) (rx_count == rx_len) \rightarrow 14 callback receive	-
E03_Interrupt (Transmit)	-	if (ICSR2.START == 1) callback transmit*1 → 11 (15)	-
E04_Interrupt (Transmit End)	-	*1 → 15 (17)	-
E05/err05_Interrupt (Start Condition Detect)	→ 10 callback start	-	-
E06/err06_Interrupt (Stop Condition Detect)	-	→ 15 callback receiveend*2	callback receiveend *2
err07_Interrupt (Arbitlation Lost)	-	callback error (MD_ERROR1)	callback error (MD_ERROR1)
E08/err08_Interrupt (NACK detect)	-	callback error (MD_ERROR3)	callback error (MD_ERROR3)

Table 30 PMBus Slave Driver Layer status transition table (when receive)

[NOTE]

1. Raises an Send Event in callback transmit, updates mode_flag to 17, and then updates the status to 11. (Corresponds to detection of restart condition.)

*2. If a Stop condition is detected prior to transition to 14, a Receive Event[E01 is generated in callback receivend to initialize the receive buffer settings, since the receive operation is not completed. Even when the maximum number of receive data is received, Receive Event[E01 is generated in callback receiveend and the receive buffer setting is initialized. *3. In transmit end callback, if Receive Event[E01] (PMBUS middleware is command receive mode for the next communication, or if

Send Event[E00] (PMBus middleware is ARA send mode).



5.2.3 PMBus Slave Function List

PMBus Slave functions are divided into Table 31 and Table 32 of Application functions, API functions in Table 33, Middleware functions in Table 34, and driver functions in Table 35 and Table 36 generated by the Smart Configurator and FSP. Some of the driver functions have been changed according to PMBus Slave process. Refer to Customizing 5.2.4 PMBus Slave Driver section for details.

Table 31 PMBus Slave Application RX26T Function List

File Name	Function Name	Function
pmbus_app\ r_a pp_pmbus_main .c	main	The main process for the application in which the initialization process of PMBus Middleware is added to the existing motor sample.
	r_app_main_start_p mbus_ctrl	Open PMBUS middleware.
	pmbus_ctrl	Execute the process corresponding to PMBUS command received in the main process.
	r_pmbus_callback	Callback to register with PMBus Middleware. Execute process corresponding to the received command code.
	r_app_pmbus_exe_ write_command	Execute the process corresponding to the write transaction code command. Called from the callback function.
	r_app_pmbus_exe_r ead_command	Execute the process corresponding to the read transaction code command. Called from the callback function.
pmbus_app\r_a pp_board_ui.c	r_app_board_ui_mai nloop	This process comment the motor rotation start control when SW1 is ON in the motor sample.

Table 32 PMBus Slave Application RA6T3 Function List

File Name	Function Name	Function
src\hal_entry.c	hal_entry	The main process for the application in which the initialization process of PMBus Middleware is added to the existing motor sample.
pmbus_app\mai n\ mtr_main.c	r_app_main_start_p mbus_ctrl	Open PMBus Middleware.
	mtr_main	The main process for the application in which the initialization process of PMBus Middleware is added to the existing motor sample.
	board_ui	This process monitors the status of the board UI of the motor sample and controls the motor.
	pmbus_ctrl	Execute the process corresponding to PMBUS command received in the main process.
	r_pmbus_callback	Callback to register with PMBus Middleware. Execute process corresponding to the received command code.
	r_app_pmbus_exe_ write_command	Execute the process corresponding to the write transaction code command. Called from the callback function.
	r_app_pmbus_exe_r ead_command	Execute the process corresponding to the read transaction code command. Called from the callback function.



File Name	Function Name	Function
r_pmbus_app_sl ave.c	R_PMBUS_Slave_Open	Open PMBus Middleware and wait for a command from the master.
	R_PMBUS_Slave_Close	Close PMBus Middleware.
	R_PMBUS_Slave_EnableP EC	Enable sending and receiving packets to which PEC has been added.
	R_PMBUS_Slave_Disable PEC	Disable sending and receiving packets with PEC.
	R_PMBUS_Slave_SendAR A	Change to wait for Alert Response protocol-response.
	R_PMBUS_Slave_Restart	Return from Alert Response protocol-response wait state to the command-reception wait state.

Table 33 PMBus Slave API Function List

Table 34 PMBus Slave Middleware Function List

File Name	Function Name	Function
r_pmbus_app_sl	r_pmbus_app_InitCtrl	Initialize PMBus Middleware parameters.
ave.c	r_pmbus_app_int_Transmit End	Execute transmit end callback process.
	r_pmbus_app_int_Receive End	Execute receive end callback process.
	r_pmbus_app_int_Receive	Execute receive callback process.
	r_pmbus_app_int_Transmit	Execute transmit callback process.
	r_pmbus_app_int_Notify	Execute error detection callback process.
	r_pmbus_app_CheckComm andSupport	Check whether the received command is supported by PMBus spec.
r_pmbus_nwk_s	r_pmbus_nwk_Startlave	Start PMBus slave-receive operation.
lave.c	r_pmbus_nwk_Stoplave	Stop PMBus slave-operation.
	r_pmbus_nwk_ResetSlave	Reset PMBus slave-operation.
	r_pmbus_nwk_StartendAR A	Start PMBus ARA protocol-response operation.
	r_pmbus_nwk_ReStartlave	Restart PMBus slave-receive process.
	r_pmbus_nwk_ProcessStart	Execute PMBus start condition detecting process.
	r_pmbus_nwk_ProcessRx	Execute PMBus slave-receive process.
	r_pmbus_nwk_ProcessTx	Execute PMBus slave-transmit process.
	r_pmbus_nwk_ProcessStop	Execute PMBus stop condition detecting process.
	r_pmbus_nwk_ProcessErro rNotice	Execute the process when an interrupt is detected at an unexpected timing of PMBus.
	r_pmbus_nwk_ProcessStart Read	Execute preprocess when the slave receive mode is detected.
	r_pmbus_nwk_ProcessStart Write	Execute preprocess when slave transmit mode is detected.
	r_pmbus_nwk_ProcessAfter Stop	Execute post-processing after PMBus stop condition detection.
	r_pmbus_nwk_ProcessCall back	Execute a user-registered callback function.
	r_pmbus_nwk_AddCrc8	Execute a CRC operation on a single file.
	r_pmbus_nwk_CaluculateP ECAtSlave	Execute a CRC operation on more than one data. (Slave address is not included.)
r_pmbus_wrapp er.c	r_pmbus_wrapper_I2cStart	Start the I2C Driver. This function is a wrapper function that absorbs the differences in driver code between RX26T and RA6T3.



	r_pmbus_wrapper_I2cStop	Stop the I2C Driver. This function is a wrapper function that absorbs the differences in driver code between RX26T and RA6T3.
	r_pmbus_wrapper_I2cRecei ve	Start the I2C driver slave receive operation. This function is a wrapper function that absorbs the differences in driver code between RX26T and RA6T3.
	r_pmbus_wrapper_I2cSend	Start the I2C driver slave transmit operation. This function is a wrapper function that absorbs the differences in driver code between RX26T and RA6T3.
	r_pmbus_wrapper_TimerOp en	Start the timer driver. This function is a wrapper function that absorbs the differences in driver code between RX26T and RA6T3.
	r_pmbus_wrapper_TimerCl ose	Stop the timer driver. This function is a wrapper function that absorbs the differences in driver code between RX26T and RA6T3.
	r_pmbus_wrapper_TimerSt art	Start the timer driver count operation. This function is a wrapper function that absorbs the differences in driver code between RX26T and RA6T3.
	r_pmbus_wrapper_TimerSt op	Stop the timer driver count operation. This function is a wrapper function that absorbs the differences in driver code between RX26T and RA6T3.
	r_smbus_handle_callback	Callback function for I3C interrupt. This function is only used RA6T3.
	g_gpt5_i2c_timeout_callbac k	Callback function for the GPT interrupt of the channel that monitors communication timeout. This function is only used RA6T3.



File Name	Function Name	Function	Changes from diversio n source
Config_RIIC0.c	R_Config_RIIC0_Create	Initialize RIIC0 drivers that can specify slave addresses.	Yes
	R_Config_RIIC0_Stop	Stop the operation of RIIC0 in slave mode, including the slave address detection disable setting.	Yes
	R_Config_RIIC0_SLave_ Receive	Start the slave receive operation.	Yes
Config_TMR0.c	r_Config_TMR0_Start	Start the timer count.	Yes
Config_TMR0_ User.c	r_Config_TMR0_cmia0_in terrupt	Interrupt process for the compare match interrupt A.	Yes
Config_RIIC0_u ser.c	r_Config_RIIC0_transmit_ interrupt	Interrupt process for the transmit buffer empty interrupt.	Yes
	r_Config_RIIC0_receive_i nterrupt	Interrupt process for the receive buffer full interrupt.	Yes
	r_Config_RIIC0_error_int errupt	Interrupt process for error detection interrupt.	Yes
	r_Config_RIIC0_callback_ transmitend	Transmit end callback function.	Yes
	r_Config_RIIC0_callback_ receiveend	Receive end callback function.	Yes
	r_Config_RIIC0_callback_ error	Error callback function when error is detected by various interrupts of RIIC0.	Yes
	r_User_RIIC0_callback_st art	Start condition detection callback function.	New
	r_User_RIIC0_callback_tr ansmit	Transmit callback function.	New
	r_User_RIIC0_callback_r eceive	Receive callback function.	New

Table 35 Smart Configurator Function List (RX26T)



File Name	Function Name	Function	Changes from diversion source
\pmbus_sla	R_SMBUS_SLAVE_Open	Execute the open process of SMBUS drivers.	New
ve\r_smbus _slave.c	r_smbus_slave_read_writ e	Execute the transmission start/reception start process of SMBUS drivers.	New
	r_smbus_slave_notify	Calls the post-process and callback when the error interrupt of SMBUS driver is detected.	New
	r_smbus_slave_callback_ request	Calls the callback function when an interrupt occurs in SMBUS drivers.	New
	r_smbus_open_hw_slave	Initialize I3C registers.	New
	r_smbus_slave_call_callb ack	Call the callback function of SMBUS driver.	New
	r_smbus_rxi_check_illega I_start	Check Start condition detection status when the receive buffer full interrupt of SMBUS drivers is generated.	New
	r_smbus_rxi_slave	Receive buffer full interrupt process of SMBUS drivers.	New
	r_smbus_txi_slave	Transmit buffer empty interrupt process of SMBUS drivers.	New
	r_smbus_tei_slave	Transmit completion interrupt process of SMBUS drivers.	New
	r_smbus_err_slave	Error-detection interrupt process of SMBUS drivers.	New

Table 36 FSP Function List (RA6T3)



5.2.4 Customizing PMBus Slave Drivers

PMBus Slave driver code (RIIC0, TMR) is generated by the smart configurator of RX26T and FSP of RA6T3. RX26T modifies and adds some of RIIC0, and TMR processes by protecting the user code in the Smart Configurator. RA6T3 registers the code generated by FSP as a separate function. The driver is dedicated to PMBus Slave. The following shows RX26T smart configurator settings, FSP settings for RA6T3 to change the generated driver code, and the changes for the generated driver.

- (1) Customizing Smart Configurator (RX26T)
- Setting Smart Configurator RIIC0 (RX26T)

nfigure				
Transfer rate setting				
Baudrate	100	~	(kbps)	(Actual value: 99.01, Error: -0.99%)
Slave address setting				
✓ Set slave address 0				
Address format 7 bits ~ Address	0x5A			
Set slave address 1				
Address format 7 bits 😔 Address	0x01			
Set slave address 2				
Address format 7 bits - Address	0x02			
General call address enable				
Device-ID address detection enable				
Host address detection enable				
Noise filter setting				
Enable noise filter				
Noise filter stage	Single-stage filter	~		
SDA output delay setting				
Enable SDA output delay				
SDA output delay counter clock	Internal reference clock	~	3.75	(MHz)
SDA output delay counter value	2 IIC cycles	~		
Timeout setting				
Enable timeout function				
Detection condition	SCL at low and high (both) levels	4		
Detection time	Long mode (16 bit counter)	10		
Detection ame	Long mode (To bit counter)			
Other function setting				
Enable slave arbitration-lost detection				
Enable NACK transmission arbitration-lost deter				
 Enable transfer suspension during NACK reception 	on			
Interrupt setting				
Transmit data empty interrupt (TXI0) priority	Level 9	~		
Transmit end interrupt (TEI0) priority (Group BL1)	Level 9	~		
Receive data full interrupt (RXI0) priority	Level 9	~		
Enable timeout interrupt (TMOI)				
Enable arbitration-lost interrupt (ALI)				
 Enable start condition detection interrupt (STI) 				
Enable stop condition detection interrupt (SPI)				
Enable NACK reception interrupt (NAKI)				
EEI0 priority (Group BL1)	Level 9	~		
Multiple Interrupts setting				
Enable multiple interrupts for transmit data emp				
Enable multiple interrupts for transmit end inter				
Enable multiple interrupts for receive data full in Enable multiple interrupts for receive data full in				
Enable multiple interrupts for error interrupt (EE	(10)			
Callback function setting				
✓ Transfer end	Receive end		Err	or



• List of Changes in RIIC0 Driver Codes Generated by Smart Configurator (RX26T)

Function Name	r_Config_RIIC0_Slave_Create()		
File Name	Config_RIIC0.c	Config_RIIC0.c	
Change Details	RIIC0's initialfunction.		
	Adds the process of overwriting SARL0 by adding a global-variable g_riic0_user_slave_addr so that the user-specified slaveaddress can be set to SARL0 register.		
Before change	e After change		
53 /# Start user code for global. Do n 54 /# End user code. Do not edit comme		53/* Start user code For global. Do not edit comment generated here */ 54 volatile uint8 <u>t</u> g_riic0_user_slave_addr = 0; /* User specified slave address */	
72 RIICO.SARLO.BYTE = 0.600; 73		75 RIICO.SARLO.BYTE = 0x820; 76 /* Start user code */ 77 /* Reset slave address for user specification */ 78 r. Reset slave address for user specification */ 79 RIICO.SARLO.BYTE = g_riicO_user_slave_addr << 1;	

Function Name	R_Config_RIIC0_Stop()	
File Name	Config_RIIC0.c	
Change Details	This function disable the function by disabling the interrupt in RIIC0. Adds clearing of ISCER register to disable slave address detection when RIIC0 function is stopped.	
Before change		After change
163 EN(RIICO, EEIO) = OU;		161 EN(RIICO, EEIO) = 0U; 162 /# Start user code #/ 163 /# Clear slave address detection #/ 164 RIICO.ICSER.BYTE = 0; 165 /# End user code #/

Function Name	R_Config_RIIC0_Slave_Receive()	
File Name	Config_RIIC0.c	
Change Details	This function Start the reception operation of RIIC0 (slaves). Add the g_riic0_start_detect_at_receive initialization process.	
Before change		After change
227 g_riic0_dummy_read_count =[0 228 g_riic0_mode flag = 16 IIC		240 s_riic0_dummy_read_count = 0U; 241 /* Start user code */ 242 /* Start_detect_at_receive = 0; 244 245 /* End user code */ 246 s_riic0_mode_flag = _16_IIC_SLAVE_RECEIVE;

Function Name	r_User_RIIC0_callback_Start()	
File Name	Config_RIIC0_user.c	
Change Details	This is a new callback function added to execute when a Start condition detection interrupt occurs in Slave. Execute the r_pmbus_app_int_Notify (E_PMBUS_INT_EVENT_S_START) to execute the process of starting slave transmission/reception.	
Before change		After change
None.		<pre>489 /* Start user code for adding. Up not edit comment generated here */ 499 /** 400 * Function Name: r_User_RIIO_callback_start 410 * Fonction Name: r_User_RIIO_callback_start 422 * Refurn Value : 423 444 static void r_User_RIIO_callback_start(void) 445 [r_pebus_app_int_Notify(E_PMBUS_INT_EVENT_S_START); 448 449 449 449 449 449 449 449 449 449</pre>



Function Name	r_User_RIIC0_callback_Receive()		
File Name	Config_RIIC0_user.c		
Change Details	This is the callback function for the receive buffer full interrupt added by PMBus Middleware. r_pmbus_app_int_Receive() is executed to check and update PMBus Middleware status each time a receive buffer full interrupt is generated. Within r_pmbus_app_int_Receive(), If the "g_riic0_rx_count" (currently received data count) is 0, the r_pmbus_nwk_ProcessStart() is internally executed, and the reception Start after the "p_pmbusSlaveCmdCallback" command-process is executed. If "g_riic0_rx_count" is not 0, the r_pmbus_nwk_ProcessRx is executed internally and reception is executed.		
Before change		After change	
None.		460 • Function Name: r_User_R1100_callback_receive 461 • Description : . 462 • Return Value : . 463 • Static void r_User_R1100_callback_receive(void) 465 [r_perbus_app_int_Beceive(g_ric0_rx_count): 469 /* End user code. Do not edit comment generated here */	

Function Name	r_Config_RIIC0_transmit_interrupt ()			
File Name	Config_RIIC0_user.c			
Change	Transmit buffer empty interrupt har	ndler.		
Details	In response to a start condition (restart condition) detected by RIIC0 driver in transmit mode, the following process is executed when ICSR2.START is 1 or the g_riic0_start_detect_at_receive is 1. -Clear ICSR2.START. -The g_riic0_start_detect_at_receive is cleared. -Execute r_User_RIIC0_callback_transmit() and Execute PMBus Middleware process when a restart condition is detected. -Set the *gp_riic0_tx_address in ICDRT.			
	-If the g_riic9_tx_count is greater than 0, increment the gp_riic0_tx_address and decrement the g_riic0_tx_count.			
Before change	Before change After change			
98		<pre>/* Start user code */ else if ([U == R[IO.]DSR2.BIT.START) i == g_riic0_Start_detect_at_receive)) /* If restart condition detected or start condition detected at receive mode, */ RIOD_DSR2.BIT.START = 00; r_los g_RIOD_class_send at probus callback function.</pre>		



Function Name	r_Config_RIIC0_receive_interrup	t ()	
File Name	Config_RIIC0_user.c		
Change Details	Receive buffer full interrupt hand	er.	
	When the g_riic0_state is _10_II0	C_SLAVE_RECEIVE_DATA, add the following	
	process.		
		R is dummy-read and "g_riic0_dummy_read_count"	
	is incremented to execute the r_0	Config_RIIC9_callback_error (MD_ERROR4).	
		ion by executing r_User_RIIC0_callback_receive() to	
		ummy_read_count is greater than 1.	
		PMBus Middleware action by executing	
	r_User_RIIC0_callback_receive()		
		C_SLAVE_SEND_DATA, PMBus Middleware process	
	by executing r_User_RIIC0_callb	ack_receive() is added.	
Before change	After change		
135 IF (_10_IIC_SLAVE_RECEIVES_I 136 [NATA == g_riic0_state)	163 if (_10_IIC_SLAVE_RECEIVES_DATA == g_riic0_state) 164 [
		<pre>163 if (_10_IIC_SLAVE_RECEVES_DATA == g_riic0_state) 164 165 174 if an unexpected restart condition is detected, error processing is performed. */ 167 if (10 == RI1C0_ICSR2_BIL_START) 169 dummy = RI1C0_ICBRR; 169 dummy = RI1C0_ICBRR; 171 r_Config_RI1C0_callback_error(MD_ERROR4); 172 return; 173 return; 174] 175</pre>	
		168 [169 dummy = RIICO.ICORR;	
		170 g_rlie0_dummy_read_count++; 171 r_Config_RIIOO_calTback_error(MO_ERROR4); 172 -	
		773 return; 174] 175	
197 if (11) a site0 domain	read anoth)	126 /# End user code #/ 177 if (1U > g,riteC_dummy_read_count)	
137 if (1U > g_riic0_dummy_read_count) 138 dummy = RIICO.ICORR;		178 [179 dummy = RIICO.ICDRR;	
140 g_riic0_dummy_read	_count++;	180 g_riic0.dummy_read.count++; 181 /* Start user code */ 182 r User RIIC0 callback receive();	
141 return:		183 /* End user code */ 185 return:	
141 return; 142] 148 g riic0 rx count++;		186	
149		192 g_riic0_rx_count++; 193 /* Start user code */ 195 r_User_R1100_callback_receive(); 196 /* End user code */	
		195 r_User_Klicu_caliback_receive(); 196 // End user code */	
150 if (1U == RIICO.ICSR2.	BIT.STOP)	198 if (10 == RIICO.ICSR2.BIT.STOP)	



Function Name	r_Config_RIIC0_error_interrupt ()		
File Name	Config_RIIC0_user.c		
Change	This is a callback function for error of	detection interrupts.	
Details	To enable PMbus communication st	artup process when a Start condition is detected,	
	Execute r_User_RIIC0_callback_sta "_15_IIC_SLAVE_WAIT_START_C	0 0 -	
	In addition, initialize the g_riic0_star (_16_IIC_SLAVE_RECEIVE = g_rii	t_detect_at_receive in reception mode c0_mode_flag).	
	In reception mode (_16_IIC_SLAVE_RECEIVE = g_riic0_mode_flag), if "g_riic0_state" is "_18_IIC_SLAVE_WAIT_RESTART_CONDITION", add a branch that does not disable Start condition interrupt by "RIIC0.ICIER.BIT.SPIE".		
Before change	· · ·	After change	
231 1 232 RIICO.ICSR2.BIT 233 RIICO.ICIF.BIT 234 RIICO.ICIF.BIT 235 g_riicO_state =	WE_WAIT_START_CONDITION == g_riic0_state) START = 0U; SPIE = 0U; SPIE = TU; _TO_IIC_SLAVE_RECEIVES_DATA;	282 else if (_15_11C_SLAVE_MAIT_START_CONDITION == g_riic0_state) 283 RICO.1CSR2_BIT_START = 00; 284 RILOD.1CSR2_BIT_STRE = 00; 285 RILOD.1CSR_BIT_STRE = 00; 286 RILOD.1CSR_BIT_STRE = 00; 287 g_rie0_state = 10; 288 /* Start user code */ 289 /* set_start condition detection flag. */ 280 g_rie0_start_detect_st_receive = 1; 280 /* Low_callback_start(); 281 /* Low_callback_start();	
238 { 239 RIICO.ICSR2.BIT 240 RIICO.ICIER.BIT 241 RIICO.ICIER.BIT	AVE_RECEIVES_DATA == g_riic0_state) STOP = OU; SPIE = OU; 	295 else if (_10_11C_SLAVE_RECEIVES_DATA == g_riic0_state) 296 RIC0.1CER.BIT.STOP = 00; 297 RIC0.1CER.BIT.SPIE = 00; 298 RIC0.1CER.BIT.SPIE = 00; 299 RIC0.1CER.BIT.SPIE = 00; 290 glico.icER.BIT.SPIE = 00; 290 glico.icER.BIT.SPIE = 10; 300 g_riido.state = 15_11C_SLAVE_MAIT_START_CONDITION; 301 /* Start user code #/ 302 /* If detect stop condition before receive buffer is full, execute pebus command, 303 /* or error notification from master. 304 r_Config_RIIC0_callback_receiveend(); 305	
243] 244 else		304 r_Config_RIIC0_callback_receiveend(); 305 /# End user code #/ 307] 308 else	
260 { 261 RIICO.ICSR2.BIT.5 262 RIICO.ICIER.BIT.5 263 RIICO.ICIER.BIT.5	E_MAIT_START_CONDITION == g_riicO_state) TIAT = -OU; TIE = OU; PIE = TU; TI _ IIC_SLAVE_SENDS_DATA;	323 else if (_15_1C_SLAVE_WAIT_START_CONDITION == g_rriic0_state) 324 RIDDO 10582 EIT_START = 00; 326 RIDDO 10582 EIT_STRE = 00; 327 RIDDO 10582 EIT_STRE = 00; 328 g_riic0_state = _11; 329 g_riic0_state = _11; 320 r_ber = _11; 321 g_riic0_state = _11; 322 g_riic0_state = _11; 323 g_riic0_state = _11; 324 g_riic0_state = _11; 325 g_riic0_state = _11; 326 RIDDO 10; 327 G_riic0_state = _11; 328 g_riic0_state 329 r_ber_rNIDO _state 320 r_ber_rNIDO _state	
265].	ит ангиса алист — с с с	332 /* End user code */ 333].	

Function Name	r_Config_RIIC0_callback_transmitend ()			
File Name	Config_RIIC0_user.c	Config_RIIC0_user.c		
Change Details	This is the callback function for Stop condition detection interrupt during transmit operation.			
	Execute r_pmbus_app_int_TransmitEnd() to execute PMBus Middleware transmit completion process after Stop condition detected interrupt.			
Before change		After change		
291 static void r_Config_RIIC0_callback_transmitend(void) 292 [293 /* Start user code for r_Config_RIIC0_callback_transmitend. Do not edit comment generated here */ 294 /* End user code. Do not edit comment generated here */		<pre>359 static void r_Config_R11C0_callback_transmitend(void) 360 [450 [450 static void r_Config_R11C0_callback_transmitend. Do not edit comment generated here */ 362 r_pmbus_app_int_TransmitEnd(); 363 364 /* End user code. Do not edit comment generated here */ 365]</pre>		



Function Name	r_Config_RIIC0_callback_receiveend ()		
File Name	Config_RIIC0_user.c		
Change Details	This is the callback function for Stop condition detection interrupt during receive operation.		
	After Stop condition is detected, execute r_pmbus_app_int_ReceiveEnd() to execute PMBus Middleware reception completion process and "r_pmbusSlaveCmdCallback".		
Before change		After change	
291 static void r_Config_RIIC0_callback_transmitend(void) 292 / 293 /* Start user code for r_Config_RIIC0_callback_transmitend. Do not edit comment generated here */ 294 /* End user code. Do not edit comment generated here */ 295]		369 static void r_Config_RIIC0_callback_transmittend(void) 360 [x Start user code for r_Config_RIIC0_callback_transmittend. Do not edit comment generated here */ 362 r_probus_app_int_TransmitEnd(); 363 /* End user code. Do not edit comment generated here */	

Function Name	r_Config_RIIC0_callback_error ()		
File Name	Config_RIIC0_user.c		
Change Details	This is a callback function to be executed when the interrupt source is an error when an error is detected.		
	For "MD_ERROR4" (Start condition detected outside driver sequence): If the START bit in ICSR2 is 1, clear the START bit in ICSR2 and then execute r_pmbus_app_int_Notify(E_PMBUS_INT_EVENT_S_START_UNEXPECTE D) to update the state of PMBus Middleware.		
Before change		After change	
344 case MU_ERRU4: 345 [/* Start user code for communication sequence error. Do not edit comment generated here */ 347 /* End user code. Do not edit comment generated here */ 348 break; 349 l.ftit.		416 case M0_ERRCR4: 417 /* Start user code for communication sequence error. Do not edit comment generated here */ 419 /* Start user code for communication sequence error. Do not edit comment generated here */ 419 if (10 == RILOD.ICSR2.BIT.START) 420 RILOD.ICSR2.BIT.START = 0; 421 r_prebus_pep_int_blocify(E_PMEUS_INT_EVENT_S_START_UNEXPECTED); 423 1 424 * End user code. Do not edit comment generated here */ 425 /* End user code. Do not edit comment generated here */ 426 break; 427	



• Setting smart configurator TMR (RX26T)

Configure				
Count setting				
Clock source	PCLK/8192		\sim	7.32421875 (kHz)
Counter clear	Cleared by compare	e match A	\sim	
Compare match A value (TCORA)	25	ms ~		(Actual value: 24.985600)
S12AD A/D conversion start request				
Compare match B value (TCORB)	2	ms		(Actual value: 2.048000)
TMO0 output setting				
Enable TMO0 output				
Output at compare match A	No change		\sim	
Output at compare match B	No change		\sim	
Interrupt setting				
Enable TCORA compare match interrupt (CMIA0)				
Enable TCORB compare match interrupt (CMIB0)				
Enable TCNT overflow interrupt (OVI0)				
Priority	Level 10		\sim	

• List of Changes in TMR Driver Codes Generated by Smart Configurator (RX26T)

Function Name	r_Config_TMR0_cmia0_interrupt ()		
File Name	Config_TMR0_User.c		
Change Details	This is a callback function to be executed when the interrupt source is an error when an error is detected.		
	Execute r_pmbus_app_int_Notify(E_PMBUS_INT_EVENT_S_TIMEOUT) to update the status of PMBus Middleware.		
Before change		After change	
73 static void r_Config_TMR0_cmia0_interrupt(void) 74 [75 /* Start user code for r_Config_TMR0_cmia0_interrupt. Do not edit comment generated here */ 76 /* End user code. Do not edit comment generated here */ 72]		74 static void r_Config_TMR0_emia0_interrupt(void) 75: 76: 77: r_ombus_app_int_Notify(E_MBUS_INT_EVENT_S_INEOUT); 78: /* End user code. Do not edit comment generated here */ 79: /* End user code. Do not edit comment generated here */	

Function Name	r_Config_TMR0_Start()	
File Name	Config_TMR0.c	
Change Details	This API Start counting.	
	Add process to initialize the cour	nter register (TCNT) at the start of the function.
Before change		After change
88 89 /* Enable TMRO interrupt */ 90 I <u>R(TMRO</u> , OMIAO) = OU;		83 /* Start user code */ 90 /* Clear Timer count*/ 91 THR0.TCNT = 00; 92 /* End user code */



(2) Customizing FSP (RA6T3)

• Setting FSP I3C (RA6T3)

🔯 [RA6T3_MCILV1_PMBUS_DEMO_SLAVE_E2S_V001] FSP Configuration imes

Clocks Configuration

XTAL 10MHz	۲	Clock Src: PLL	✓ → ICLK Div /1	✓ → ICLK 200MHz
	> PLL Src: XTAL	~	>PCLKA Div /2	✓ → PCLKA 100MHz
HOCO 20MHz V	✓ PLL Div /1	~	PCLKB Div /4	✓ → PCLKB 50MHz
LOCO 32768Hz	✓ ✓	~	> PCLKC Div /4	✓ → PCLKC 50MHz
MOCO 8MHz	✓ ✓ PLL 200MHz	\rightarrow	> PCLKD Div /2	✓ → PCLKD 100MHz
SUBCLK 32768Hz]-		FCLK Div /4	✓ → FCLK 50MHz
	·	CLKOUT Disabled	✓ → CLKOUT Div /1	✓ → CLKOUT 0Hz
		> UCLK Disabled	✓ → UCLK Div /5	✓ → UCLK 0Hz
		CANFDCLK Disabled	✓ → CANFDCLK Div /6	✓ → CANFDCLK 0Hz
		→ I3CCLK Src: PLL	✓ → I3CCLK Div /2	 →I3CCLK 100MHz

Commente DCD Classic Directory Comments Constitutions Charles Commenter

tings	Property	Value
Info	✓ Common	
Info	Parameter Checking	Enabled
	 Module g_i2c_slave0 I2C Slave (r_iic_b_slave) 	
	> Interrupt Priority Level	
	Name	g_i2c_slave0
	Channel	0
	Rate	Standard
	Internal Reference Clock	I2C Clock / 1
	Digital Noise Filter Stage Select	Disabled
	Slave Address	0x08
	General Call	Disabled
	Address Mode	7-Bit
	Clock Stretching	Enabled
	Callback	g_iic_b_slave0_callback



Pin Selection	$\Vdash \oplus \boxdot \downarrow^{a}_{\mathbf{Z}}$	Pin Configuration				2	Cycle Pin Group
Type filter text		Name	Value	Lock	Link		
> ᢞ P1	^	Pin Group Selection	Mixed				
> V P1		Operation Mode	Custom				
> V P2		✓ Input/Output			$\langle \Box \rangle$		
> ¥ P3		I3C_SCL	None	- E	4		
		I3C_SDA	None		4		
> 🗸 b2		SCL0	✓ P205		4		
> P8		SDA0	None		4		
> 🗸 Other Pins							
V Peripherals							
> Analog:ACMPHS							
> < Analog:ADC							
> Analog:DAC12							
> CLKOUT:CLKOUT							
> 🗸 Connectivity:CANFD							
✓ ✓ Connectivity:I3C/IIC							
✓ I3C/IIC							
> ✓ Connectivity:SCI							
> Connectivity:SPI							
> Connectivity:USB FS							
> 🛩 Debug:JTAG/SWD							
> Interrupt:IRQ							
> 🛩 System:CGC							
> System:SYSTEM							
> TRG:ADC(Digital)		Module name: I3C/IIC					
> TRG:CAC							
> Timers:AGT							
> 🗸 Timers:GPT							
> Timers:GPT_OPS							
> V Timers:GPT POEG	~						

Pin Function Pin Number

Interrupts Configuration		Generate Project Conter
Jser Events		🐑 New User Event > 🕷 Remove
Event		ISR
IIC0 RXI (Rece	eive data full)	smbus_slave_rxi_isr
IIC0 TXI (Trans	smit data empty)	smbus_slave_txi_isr
IIC0 TEI (Transmit end)		smbus_slave_tei_isr
IICO ERI (Trans	sfer error)	smbus_slave_eri_isr
Allocations		
Interrupt	Event	ISR
0	AGT0 INT (AGT interrupt)	agt_int_isr
1	ADC0 SCAN END (A/D scan end interrupt)	adc_scan_end_isr
2	POEG1 EVENT (Port Output disable interrupt B)	poeg_event_isr
	GPT5 COUNTER OVERFLOW (Overflow)	gpt_counter_overflow_isr
3	IIC0 RXI (Receive data full)	smbus_slave_rxi_isr
4		
4	IIC0 TXI (Transmit data empty)	smbus_slave_txi_isr
4 5 6	IIC0 TEI (Transmit end)	smbus_slave_tei_isr
4 5 6		
4 5 6	IIC0 TEI (Transmit end)	smbus_slave_tei_isr
4 5 6	IIC0 TEI (Transmit end)	smbus_slave_tei_isr
4 5 6	IIC0 TEI (Transmit end)	smbus_slave_tei_isr
4 5 6	IIC0 TEI (Transmit end)	smbus_slave_tei_isr
4 5 6	IIC0 TEI (Transmit end)	smbus_slave_tei_isr
3 4 5 6 7	IIC0 TEI (Transmit end)	smbus_slave_tei_isr
4 5 6	IIC0 TEI (Transmit end)	smbus_slave_tei_isr



• List of Changes to I3C Driver Codes Generated by FSP (RA6T3)

[NOTE] The symbolic name of the code generated by FSP is replaced in PMBus Middleware for: Symbol name replacement is not described in detail in this table.

- I2C_SLAVE -> SMBUS_SLAVE
- i2c_slave -> smbus_slave
- IIC_B_SLAVE -> SMBUS_SLAVE
- lic_b_slave -> smbus_slave

Data Type	i2c_slave_event_t	
File Name	r_i2c_slave_api.h	
Change Details	-Added EVENT_START_REQUEST.	
	-Added EVENT_STOP_REQUEST. -Added EVENT_ARB_LOST. -Added EVENT_TIMEOUT.	
	-Added EVENT_NACK.	
	-Added EVENT_START_ERR.	
Before change		After change
sends out more data than configure	I = 7, ///< A write operation expected from slave. Master	Stypedef enum @_mrbus_slave_event Stypedef enum enumer Stypedef enum enumer Stypedef enum enumer Stypedef enumer

Data Type	iic_bslave_instance_ctrl_t	
File Name	r_iic_b_slave.h	
Change Details	Add volatile bool start_detect.	
Before change		After change
76 volatile bool transaction_comple restarted 77 78 /* Pointer to callback and optic 79 void (* p_callback]iccistave_ca 70 i2c_slave_callback_args_t * p_ca 80 i2c_slave_callback_args_t * p_ca 81 /* Pointer to context to be pass 83 void comst * p_context; 84 iiic_b_slave_instance_ctrl_t;	nal working memory */ Hback_args_t *); Hback_memory;	78 voiatile bool transaction_completed; // Iracks whether previous transaction restarted 79 voiatile bool start_detect; // Iracks whether previous transaction restarted 80 /* Pointer to callback and optional working memory */ 81 /* Pointer to callback and optional working memory */ 82 woid (* p.callback)(cmbus glave callback_arss_t*); 83 smbus glave_callback_arss_t * p.context; 84 /* Pointer to context to be passed into callback function */ 85 /* Pointer to context; 86 /* Sinbus_slave_callback_emency; 87 woid const * p_context; 88 t;



ation lost meout cted start condition

Macro Name	IIC_B_SLAVE_PRV_BIE_INIT_MASK	
File Name r_iic_b_slave.c		
Change Details	Removed R_I3C0_BIE_ALIE_Mask and R_I3C0_BIE_TODIE_Msk.	
Before change		After change
34 #define ličt <mark>e slave prv bie init_mask (r_1300_bie_nackdie_msk r_1300_bie_alie_msk r_1300_bie_alie_msk </mark>		

Macro Name	IIC_B_SLAVE_PRV_BIE_INIT_	_MASK
File Name	r_iic_b_slave.c	
Change Details	Removed R_I3C0_BSTE_ALE_	Mask and R_I3C0_BSTE_TODE_Msk.
Before change		After change

Table Name	g_iic_b_slave0_extend	
File Name r_iic_b_slave.c		
Change Details Move global tables generate		ted in hal.data.c.
Before change		After change
None		66 const snbus_slave_extended_cfg_t g_snbus_slave0_extend = 67 68 /# Actual delay: 250 ns. #/.clock_settings.brl_value = 25, 69 .clock_settings.digitalfilter_stages = 0clock_settings.cks_value = 0,];

Table Name	g_iic_b_slave0_cfg	
File Name	r_iic_b_slave.c	
Change Details	Move global tables generat	ed in hal.data.c.
Before change		After change
None		70 Gorest sabu\$ slave_cfg_t g_shubs_slave0_cfg = 71chennel = 0, .rate = SMBU\$_SLAVE_FATE_STANDARD, .slave = 0x5A, .general_call_enable = false, 72addr_mode = SMBU\$_SLAVE_ADDR_WOE_7EIT, 73addr_mode = SMBU\$_SLAVE_ADDR_WOE 7EIT, 74rat_ira 75tri_ira 76tri_ira 77veri_ira 78tri_ira 79veri_ira 70veri_ira 70veri_ira 77veri_ira 78veri_ira 79veri_ira 79veri_iel (3), .clock_stretching_enable = false, .p_extend = &g_smbus_slave0_extend,]; 80

Table Name	g_iic_slave0	g_iic_slave0	
File Name	r_iic_b_slave.c	r_iic_b_slave.c	
Change Details Move global tables generate		ated in hal.data.c.	
Before change		After change	
None		82 smbus_slave_instance_t_g_smbus_slave0 = 83 [.p_strl = &g_smbus_slave0_strl, .p_sfg = &g_smbus_slave0_sfg, .p_api = 84 smbus_slave_on_smbus]; 84	



Function Name	R_IICB_B_SLAVE_Open	
File Name	r_iic_b_slave.c	
Change Details	p_ctrl->Added start_detect	initialization.
Before change		After change
188 p_ctrl>notify_request = false; 189 p_ctrl>transaction_count = 00; 200 roturn FSP_SUCCESS;		227 p_ctrl>>transaction_count = 0U; 228 p_ctrl>>start_detect = false; 229 230 231 return FSP_SUCCESS;

trl->Removed directior	to initialize the p_ctrl-> start_detect when direction
trl->Removed direction trl-> Added a process	n checking. to initialize the p_ctrl-> start_detect when direction
trl-> Added a process	to initialize the p_ctrl-> start_detect when direction
	After change
SP_ERR_NOT_COEN); ISHED == p_ctrl->direction, rl)->p_callback != NULL);	<pre>407 FSP_ENROR_RETURN(SMEUS_SLAVE_OPEN == p_ctrl>open, FSP_ENR_NOI_OPEN); 409 409 409 409 409 409 409 409 409 409</pre>

Function Name	iic_b_slave_notify			
File Name	r_iic_b_slave.c			
Change Details	-The setting to set STCNDDE bit and SPCNDDE bit to 1 was added to BSTE setting.			
	-Change the type of the local transaction_count to uint16_t.			
Before change		After change		
421 p_strl->p_reg->BSTE = 110_B_SLAVE_PRV_BSTE_INIT_MASK & TR_1300_BSTE_TODE_Msk; 422 p_strl->p_reg->NTIE = 110_B_SLAVE_PRV_NTIE_INIT_MASK; 423 423 424 /* Reset the_status flags_*/		456 p_ctrl>p_reg->BSTE = (SMEUS_SLAVE_PRV_BSTE_INIT_MASK. R_13C0_BSTE_STONDOE_Msk. (R_1300_BSTE_SPONDOE_Msk.) & (TR_1300_BSTE_TOOE_Msk.); 457 (TR_1300_BSTE_TOOE_Msk.); 458 p_ctrl>p_reg->NTIE = SMEUS_SLAVE_PRV_NTIE_INIT_MASK; 459 /* Reset the status flags */		
449 /r Save transaction count */ 450 uint321t transaction_count = p_ctrl=>transaction_count; 452 /r Rest the transaction_count here */		485 /# Save transaction court #/ 488 unt[0_t transaction_court = p_ctrl=>transaction_court; 488 /# React the transaction_court here #/		



Function Name	iic_b_slave_callback_request		
File Name	r_iic_b_slave.c		
Change Details	-Removed the setting of BSTE.TODE bit and BIE.TODIE bit before and after iic_b_slave_call_callback().		
Before change	After change		
460 p_ctrl=>direction = IIC_B_SLAVE_TRNNSFER_DIR_NOT_ESTABLISHED; 470 /* Disable timeout function */ 471 /* Disable timeout function */ 472 p_ctrl=>p_res=>881E_b_TODE = 00; 473 p_ctrl=>p_res=>81E_b_TODE = 00; 474 /* Invoke the callback to notify the read request.		505 /* Invoke the callback to notify the read request.	
479 /# Allow timeouts to be generated on the low value of SCL using long count mode */ 480 p_ctrl>preg=>TMMOCTL = R_I300_TMMOCTL_TOLCTL_Msk; 481 /# Enable timeout function */ 482 /# Enable timeout function */ 483 p_ctrl>preg=>BSTE_b.TODE = 10; 484 p_ctrl>p_reg=>BIE_b.TODE = 10;		500	



Function Name	iic_b_open_hw_slave		
File Name	r_iic_b_slave.c		
Change Details	ails -Added the setting of BFCTL.SMBS=1 (select SMBus).		
	-Change the setting to BFCTL.SALE=0 (slave arbitration-lost detection is disabled).		
	-Change the setting to BFCTL.NALE=0 (disable NACK transmit arbitration- lost detection).		
		b(13 or 14 I3Cφ cycles (I3Cφ/2 when	
		JTCTL.SDODCS=1 (internal reference clock the clock source for SDA output delay counter.)	
	-	L- L-period timeout detection disabled),	
		. H-period timeout detection disabled)	
	-Set BIE.NACKDIE to 1 (NA	ACK detect interrupt enabled).	
	-Set BIE.STCNDIE=1 (Star	t condition detected interrupt is enabled).	
	-Set BIE.NACKDIE to 1 (Stop condition detection interrupt enabled).		
	-Addition of BFRECDT.FRECYC[8:0] (bus-free interval) setting.		
Poforo obongo	(1/I3Cφ(100MHz)*4.7μs=4		
Before change	node plus is enabled.	After change 555 /* 1. Enable FW* slope circuit if fast mode plus is enabled.	
530 /* 1. Enable FM+ slope circuit if fast m 531 * 2. Set Master Arbitration-Lost Detect 532 * 3. Set MACK Transmission Arbitration- 533 * 4. Set Slave Arbitration-Lost Detect 534 * 50. Set Slave Arbitration-Lost Detect	ton Enable -Lost Detection Enable -on Enable	Arter Charles 555 /* 1. Enable FW+ slope circuit if fast mode plus is enabled. 556 * 2. Set Master Arbitration-Lost Detection Disable 557 * 3. Set NACK Transmission Arbitration-Lost Detection Disable 558 * 4. Set Slaw Arbitration-Lost Detection Disable 559 * 5. Use the SQL synchronous circuit. 560 * 6. Use SMous I2C bus. 561 * 4. Use SMous I2C bus.	
534 * 5. Use the SCL synchronous circuit. 535 */ 536 p.ctrl->p.reg->BECIL = (((wint32_t) ((l2C_SLAVE_RATE_FASTPLUS == p_ctrl->p.ofg->rate) <		560 + 6. Use SMBus I2C bus. 561 + 7. 562 p.ctrl->p.reg-SBFCIL = (((uint32_t) ((SMBUS_SLAVE_RATE_FASTPLUS == p.ctrl->p.cfg->rate) R_I300_BFCIL_SMBS_Msk); 550	
None.		804 /* Set the bus free state detection time to 4.7us or more, */ 805 /* Assumes that 13phai=100MHz. Internal clock is 1/2, */	
		606 p_ctrl->p_reg->BFRECDT = 0x1D6; 607	
		 608 /* Sets the SDA output delay time to approximately 260ns. (100Mbfc(13chtai)/2 *14 cycle) 619 * The SMBUS 2.0 specification requires a data hold time of 300 ns or more. 610 * but since the system frequency of the motor sample will not be changed in this demo system. 611 * this setting will be used. 	
		612 p_ctrl->p_reg=>OUTCTL_!= (uint32_t)(R_13C0_OUTCTL_SDOD_Msk P_13C0_OUTCTL_SDODCS_Web);	
detection	Arbitration Loss, NACK Detection, Transmit End	613 614 /# Enable status for START condition Detection STOP condition Detection Transmit End	
581 * Disable status for Wake-up Condition 582 * STOP and START condition Detection.	Detection (Feature not supported by driver),	616 * Make-up Condition Detection (Feature not supported by driver). 617 */	
583 ×/		618 p.ctrl=>D_rege=>BSIE = SMEUS_SLAVE_PRY_BSTE_INIT_MASK R_IGOD_BSTE_STONDUE_Msk R_IGOD_BST	
584 p_ctrl->p_reg->BSTE = <u>lIC_B_SLAVE_PRV_BS</u>	TE_INIT_MASK;	620 /* Enable status for START condition Detection, STOP condition Detection, NACK detection.	
None.		A Ended e status for SIAM condition betection, ster condition betection, wak betection. A Ended e status for SIAM condition betection, ster condition betection, wak betection. A Ended e status for SIAM condition betection, ster condition betection, wak betection. A Ended e status for SIAM condition betection, ster condition betection, wak betection. A Ended e status for SIAM condition betection, ster conditis and ster condition betection, ster condition, ster c	



Function Name	iic_b_slave_initiate_transaction		
File Name	r_iic_b_slave.c		
Change Details	This function is deleted because the calling function is replaced with iic_b_slave_callback_request.		
Before change	After change		
<pre>between spirl between spi</pre>	<pre>(display work_f is invested)) (</pre>	Delete	



Function Name	iic_b_rxi_slave		
File Name	r_iic_b_slave.c		
Change Details	 -Callback calls changed to use iic_b_slave_callback_request(). -Add a r_smbus_rxi_check_illegal_start to check whether a Start condition is detected, and Execute the following: -When STCNDDF bit of BST is "1", STCNDDF bit of BST is cleared after NTDTBP0 register is dummy read, and iic_b_slave_callback_request() is executed by specifying EVENT_START_ERR. If p_ctrl->direction is "MASTER_READ_SLAVE_WRITE", NTDTBP0 register is dummy-read, and then iic_b_slave_callback_request() is executed with EVENT_RX_REQUEST specified. If other than the above, the next process of the reception buffer empty interrupt process is executed. -The handling of unexpected reception interrupts is changed to ACKCTL.ACKT bit-based NACK response. Instead, dummy read of NTDTBP0 register and callback function of iic_b_slave_callback_request() are executed. -When setting BIE register when dummy read p_ctrl->do_dummy_read is 0, 		
Before change		set, and NACKDIE bit and SPCNDDIE bit are set. After change	
None.		<pre>692 * Check start detection when receive data full interrupt opperating as a slave. * emportance of the start of the target IIC block's control block. 695 ***********************************</pre>	
734 <mark>static void</mark> iic_b_rxi_slave (iic_b_ 735 (736 /* Perform dummy read after an 737 if (lp_ctrl->do_dummy_read)		738 static void r_smbus_rxi_slave (smbus_slave_instance_ctrl_t * p_ctrl) 739 [740 741 if (r_smbus_rxi_check_illegal_start(p_ctrl)) 742 [743 /* If illegal start condition detected, operate in r_smbus_rxi_check_illegal_start */ 744 . 745] 746 /* Perform dummy read after an address match detection. */ 747 else if (!p_ctrl->do_dummy_read)	
770 * Enable Interrupts: Start 771 * Disable Interrupt: Trans Arbitration Loss, NACK 772 */ 773 p ctrl->p reg->BIE = R_I3CO 774 */ 773 p ctrl->p reg->BIE = R_I3CO 774 */ 775 */ 776 */ */ */	nit End, Timeout Detection,	780 * Enable Interrupts: Transmit End, Timeout Detection, Arbitration Loss, NACK, Stop Detection. 781 * Disable Interrupt: Start 782 */ 783 p_ctrl->p_reg->BIE = SMBUS_SLAVE_PRV_BIE_INIT_MASK R_I3C0_BIE_SPCNDDTE_Msk; 784	



PMBus Master-Slave communication using I2C bus interface (RIIC/I3C)

776 p_ctrl->p_reg->NTIE = 110_B_SLAVE_PRV_NTIE_INIT_MASK; 777] 778 else 780 /*[Deck if the read request event has been notified through callback, if not provide the callback to callbac	<pre>786 p_ctrl->p_reg->NTIE = SMBUS_SLAVE_PRV_NTIE_INIT_MASK; 787 788 r smbus_slave_callback_request(p_ctrl, SMBUS_SLAVE_EVENT_RX_REQUEST); 789 790 } 791 else 791 else 791 else 793 /* Read data[*/ p_ctrl>p_buft[p_ctrl>>loaded++] = (uint8_t) (p_ctrl>>p_reg->NTDIBPO_& SMBUS_SLAVE_PRV_NTDTBPO_SIZE); 799 790 /* Keep track of the the actual number of transactions */ p_ctrl>>track of the the actual number of transactions */ 701 /* Keep track of the the actual number of transactions */ 702 /* Cheek if this is a General Call by Master */ 703 /* Cheek if this is a General Call by Master */ 704 Cheek if this is a General Call by Master */ 705 /* Cheek if this is a General Call by Master */ 705 /* Cheek if this is a General Call by Master */ 705 /* Cheek if this is a General Call by Master */ 705 /* Cheek if this is a General Call by Master */ 705 /* Cheek if this is a General Call by Master */ 705 /* Cheek if this is a General Call by Master */ 705 /* Cheek if this is a General Call by Master */ 705 /* Cheek if this is a General Call by Master */ 705 /* Cheek if this is a General Call by Master */ 705 /* Cheek if this is a General Call by Master */ 706 /* RT 1000 SVT 1000 /*/ 700 /* Cheek /*/ 707 /* Cheek if this is a General Call by Master */ 707 /* Cheek if this is a General Call by Master */ 708 /* Cheek if this is a General Call by Master */ 708 /* Cheek if this is a General Call by Master */ 708 /* Cheek if this is a General Call by Master */ 708 /* Cheek if this is a General Call by Master */ 708 /* Cheek if this is a General Call by Master */ 708 /* Cheek if this is a General Call by Master */ 709 /* Cheek if this is a General Call by Master */ 708 /* Cheek if this is a General Call by Master */ 708 /* Cheek if this is a General Call by Master */ 708 /* Cheek /*/ 708 /*/ 7</pre>
791 HF IIC B SLAFE CFB FARAM CNECKING ENABLE 792 /* Proceed practing data #/ 793 /* IIIC B SLAFE CFB FARAM CNECKING ENABLE 794 HIIC B SLAFE RANSERD (INLASTER UNKITE UNKITE SLAVE SEAM) is p.otr/-Wilnection) 794 /* IIIC B SLAFE CFB ENABLE 795 /* Unit best maphication incorrectly handles Master Mrite, send a NAOK to exit the transaction, // 797 /* United bord down baseNor mith write protect bit. 798 /* Writes to be down baseNor mith write protect bit. 799 /* Writes to be down baseNor mith write protect bit. 700 * See Mote 1 in Section 27.2.15 "ADCIL" - Admoniate Gontrol Register" 701 * See Mote 1 in Section 27.2.15 "ADCIL" - Admoniate Gontrol Register" 702 * of the RAI2 manual NOUMORELEDSO 703 * of the RAI2 manual NOUMORELEDSO 704 * of the RAI2 manual NOUMORELEDSO 705 * of the RAI2 manual NOUMORELEDSO 707 * of the RAI2 manual NOUMORELEDSO 708 * of the RAI2 manual NOUMORELEDSO 709 * of the RAI2 manual NOUMORELEDSO 700 * of the RAI2 manual NOUMORELEDSO 701 * of the RAI2 manual NOUMORELEDSO 702 * of the RAI2 manual NOUMORELED	deleted.
<pre>000 FeedIt 000 000 000 000 000 000 000 000 000 0</pre>	<pre>791 else 792 smbus_slave_event_t_receive_callback_event; 793 smbus_slave_event_t_receive_callback_event; 794 795 if (OU == p_ctrl->total) 797 /* Slave is sending a NACK. */ 798 /* Doldummy read to release SOL */ 799 volatile unit32 t dummy read = p_ctrl->p_reg=>NIDIBPD; 800 FSP_PARAMETER NOT_USED(dummy read); 801 receive_callback_event = SNEOS_SLAVE_EVENT_NACK; 802 /* Iff_master is requesting still more data than configured to be read, notify 803 /* Iff_master is requesting still more data than configured to be read, notify 804 else iff (p_ctrl->total == p_ctrl->loaded) 805 /* Doldummy read to release SOL */ 806 /* Doldummy read to release SOL */ 807 r_smbus_slave_callback_request(p_ctrl, SNEOS_SLAVE_EVENT_RX_MORE_REQUEST); 808 /* Doldummy read to release SOL */ 809 /* Doldummy read to release SOL */ 800 /* Doldummy read to release SOL */ 801 volatile unit32 t dummy read = p_ctrl->p_reg=>NIDIBPD; 802 /* Doldummy read to release SOL */ 803 /* Doldummy read to release SOL */ 804 solatile unit32 t dummy read = p_ctrl->p_reg=>NIDIBPD; 805 /* Doldummy read = p_ctrl=>p_reg=>NIDIBPD; 807 receive_callback_event = SNEOS_SLAVE_EVENT_NACK; 808 /* Doldummy read = p_ctrl=>p_reg=>NIDIBPD; 809 /* Doldummy read = p_ctrl=>p_reg=>NIDIBPD; 801 receive_callback_event = SNEOS_SLAVE_EVENT_NACK; 803 /* Doldummy read = p_receive_callback_event = SNEOS_SLAVE_EVENT_NACK; 804 /* Doldummy read = p_receive_callback_event = SNEOS_SLAVE_EVENT_NACK; 805 /* Doldummy read = p_receive_callback_event = SNEOS_SLAVE_EVENT_NACK; 807 /* Doldummy read = p_receive_callback_event = SNEOS_SLAVE_EVENT_NACK; 808 /* Doldummy read = p_receive_callback_event = SNEOS_SLAVE_EVENT_NACK; 809 /* Doldummy read = p_receive_callback_event = SNEOS_SLAVE_EVENT_NACK; 800 /* Doldummy read = p_receive_callback_event = SNEOS_SLAVE_EVENT_NACK; 801 /* Doldummy read = p_receive_callback_event = SNEOS_SLAVE_EVENT_NACK; 803 /* Doldummy read = p_receive_callback_event = SNEOS_SLAVE_EVENT_NACK; 803 /* Doldummy read = p_receive_callback_event = SNEOS_SLAVE_EVENT_NACK; 804 /*</pre>
<pre>664 / / Red dta */</pre>	814] 815 else



Function Name	iic_b_txi_slave	iic_b_txi_slave		
File Name	r_iic_b_slave.c	r_iic_b_slave.c		
Change Details	-The term for calling iic_b_ BST.STCNDDF=1 (Start c (start condition detected in	-Callback calls changed to use iic_b_slave_callback_request(). -The term for calling iic_b_slave_callback_request() is changed when BST.STCNDDF=1 (Start condition detected) or p_ctrl->start_detect = true (start condition detected in receive mode). In this case, the process of initializing p_ctrl->start_detect to false is added.		
Before change		After change		
883 if (!p_ctrl=>hotify_request) 884 [885 iio_b_slave_initiate_transaction(p_ctrl, 120_SLAVE_EVENT_TX_REQUEST); 886]		S42 if (1 == 0_ctrl=>p res->BST b.STONDOF) S43 (true == p_ctrl=>start_detect)) S44 (true == p_ctrl=>start_detect)) S44 - p_ctrl=>start_detect=1as: S47 r_smbus_slave_callback_request(p_ctrl, SMBUS_SLAVE_EVENT_TX_REQUEST); S48 - p_ctrl=>start_detect=1as: S49 - smbus_slave_callback_request(p_ctrl, SMBUS_SLAVE_EVENT_TX_REQUEST); S49 - smbus_slave_callback_request(p_ctrl, SMBUS_SLAVE_eVENT_TX_REQUEST);		

Function Name	iic_b_tei_slave		
File Name	r_iic_b_slave.c		
Change Details	The data to be written to NTDTBP0 when ACKCTL.ACKR=1 (ACK detected) is changed to dummy data.		
Before change		After change	
940 else 941 c 942 p_ctrl->p_reg=>NID1890 = (uint82_t) p_ctrl->p_buff[p_ctrl->loaded]; 943 p_ctrl->loaded++; 944 p_ctrl->transaction_count++; 945]		902 elso 903 volatile uint8_t dummy_data = OxFF; 905 /* Write the dummy_data, this will also release SOL #/ 907 p.ctrl->p.reg->NIDIBF0 = (uint32_t) dummy_data; 908 .	



Function Name	iic_b_err_slave		
File Name	r_iic_b_slave.c		
Change Details	 -Change the branching of error events so that BST.TODF=1 (time-out detection), BST.ALFDF=1 (arbitration-lost detection), BST.STCNDDF=1 (Start condition detection), BST.SPCDDF=1 (Stop condition detection), and BST.NACKDF=1 (NACK detection). -When BST.TODF=1, the event set to iic_b_slave_notify() is changed to "EVENT_TIMEOUT". -When BST.ALFDF=1, the event set to iic_b_slave_notify() is changed to "EVENT_ARB_LOST". -When BST.STCNDDF=1, set BIE.STCNDDIE=0 (Start condition detection interrupt is disabled) and BIE.SPCNDDIE=1 (Stop condition detection interrupt is enabled), and then change to notify "EVENT_START_REQUEST" by iic_b_slave_callback_request. -When BST.SPCNDDF=1, set BIE.SPCNDDIE=0 (Stop condition detection interrupt is disabled), BIE.STCNDDIE=1 (Start condition detection interrupt is enabled), set true to p_ctrl->start_detect, and change to notify "EVENT_RX_COMPLETE" or "EVENT_TX_COMPLETE" in iic_b_slave_callback_request. -When BST.NACKDF=1, the setting of BIE.NACKDIE=0 (NACK detected interrupt disabled) is deleted, Change iic_b_slave_notify() to set the event "EVENT_NACK". 		
Before change		After change	
900 (f ((error_events & R)300_BST_OUF_MER.)) [(901 (f ((error_events & R)300_BST_OUF_MER.)) [(902 /* Clear the stop flag. This indicates an p_ctrl:/transaction_completed = false; 971 ic_b_slave_notify(s_ctrl, l2C_SLAVE_EVEN 972 972 972 972	error. */	<pre>/* Timeout or Arbitration loss detected // (* Timeout or Arbitration loss detected // (* (error_events & [100_BST_U0F_Msk))) (* (error_events & [100_BST_U0F_Msk)) (* (error_events & [100_BST_U0F_Msk)) * ,</pre>	



PMBus Master-Slave communication using I2C bus interface (RIIC/I3C)





in Configuration					Generate Project Co
elect Pin Configuration		🔛 Export 1	to CSV file 📰 Co	onfigure Pin Driver W	arnings
RA6T3 MCK	Manage configurations	Ge	enerate data: g_	bsp_pin_cfg	
Pin Selection 📔 🕀 🖻	$\downarrow^a_{\mathbb{Z}}$ Pin Configuration				😲 Cycle Pin G
Type filter text	Name	Value	Lock	Link	
 Peripherals 	Pin Group Selection	Mixed			
> Analog:ACMPHS	Operation Mode	Disabled			
Analog:ADC	✓ Input/Output				
Analog:DAC12	GTIOC5A	None	<u> </u>	⇒	
CLKOUT:CLKOUT	GTIOC5B	None	- É	\Rightarrow	
> V Connectivity:CANFD					
> ✓ Connectivity:I3C/IIC					
 Connectivity:SCI 					
Connectivity:SPI					
Connectivity:USB FS					
 Debug:JTAG/SWD 					
 Interrupt:IRQ System:CGC 					
> V System:SYSTEM					
> TRG:ADC(Digital)					
> TRG:CAC					
Timers:AGT					
Timers:GPT					
GPT					
GPT0					
GPT1					
GPT2	<				
✓ GPT3	Module name: GPT5				
GPT4					
GPT5					
> Timers:GPT_OPS					
> ✓ Timers:GPT_POEG	~				

Summary BSP Clocks Pins Interrupts Event Links Stacks Components

g_timer5 Timer, General PWM (r_gpt)

ettings	Property	Value
API Info	✓ Common	
PI IIIO	Parameter Checking	Default (BSP)
	Pin Output Support	Enabled with Extra Features
	Write Protect Enable	Disabled
	Clock Source	PCLKD
	 Module g_timer5 Timer, General PWM (r_gpt) 	
	> General	
	> Output	
	> Input	
	✓ Interrupts	
	Callback	g_gpt5_i2c_timeout_callback
	Overflow/Crest Interrupt Priority	Priority 3
	Capture A Interrupt Priority	Disabled
	Capture B Interrupt Priority	Disabled
	Underflow/Trough Interrupt Priority	Disabled
	> Extra Features	
	✓ Pins	
	GTIOC5A	P101
	GTIOC5B	P100



• List of Changes to GPT Driver Codes Generated by FSP (RA6T3)

Function Name	p_callback	
File Name	r_pmbus_wrapper_slave	9.C
Change Details	A callback function executed by an overflow interrupt, which is registered as a parameter during R_GPT_Open. The actual state of this function is placed in the r_pmbus_wrapper_slave.c in PMBus Middleware. Execute r_pmbus_nwk_slave_process_Timeout() to refresh PMBus Middleware status.	
Before change		After change
None.		<pre>************************************</pre>



• Comparing RX26T and RA6T3 Drivers API

Peripheral functions	API name of RX26T RIIC0	API name of RA6T3 I3C	Function overview
I2C (I3C)	void R_Config_RIIC0_Create(void) void R_Config_RIIC0_Create_Us erInit(void) void R_Config_RIIC0_Start(void)	fsp_err_t R_IIC_B_SLAVE_Open (i2c_slave_ctrl_t * const p_api_ctrl, i2c_slave_cfg_t const * const p_cfg)	Initialization/communicat ion start.
	MD_STATUS R_User_RIIC0_Slave_Recei ve (uit8_t * const rx_buf, uint16_t rx_num)*1	fsp_err_t R_IIC_B_SLAVE_Read (i2c_slave_ctrl_t * const p_api_ctrl, uint8_t * const p_dest, uint32_t const bytes)	Start reception.
	MD_STATUS R_Conig_RIIC0_Slave_Send (uint8_t * const txbuf, uint16_t tx_num)	fsp_err_t R_IIC_B_SLAVE_Write (i2c_slave_ctrl_t * const p_api_ctrl, uint8_t * const p_src, uint32_t const bytes)	Start transmission.
	void R_Config_RIIC0_Stop(void)	fsp_err_t R_IIC_B_SLAVE_Close (i2c_slave_ctrl_t * const p_api_ctrl)	Stop communication.
	void R_Config_RIIC0_IIC_StartCo ndition(void)	-	Start condition issuance.
	void R_Config_RIIC0_IIC_StopCo ndition(void)	-	Stop condition issuance.
	-	R_IIC_B_SLAVE_CallbackSet (i2c_slave_ctrl_t * const p_api_ctrl, void (* p_callback)(i2c_slave_callback_ args_t *), void const * const p_context, i2c_slave_callback_args_t * const p_callback_memory)	Modify a callback function.
Timer	void R_Config_TMR0_Create(voi d) void R_Config_TMR0_Create_Us	fsp_err_t R_GPT_Open (timer_ctrl_t * const p_ctrl, timer_cfg_t const * const p_cfg)	Initialization.
	erInit(void) void R_User _TMR0_Start(void) *1	fsp_err_t R_GPT_Start (timer_ctrl_t * const p_ctrl)	Timer start.
		fsp_err_t R_GPT_Reset (timer_ctrl_t * const p_ctrl)	Counter reset.
	void R_Config_TMR0_Stop(void)	fsp_err_t R_GPT_Stop (timer_ctrl_t * const p_ctrl)	Timer stop.
		fsp_err_t R_GPT_Close (timer_ctrl_t * const p_ctrl)	Timer End.



5.2.5 PMBus Slave Data Types and Structure List

The following table lists the Data Types and Structure used in this control program.

• Data Types and Structure for PMBus Slave Application Functions

Enumeration Name	e_app_req_event_t		
Description	This enumeration type is used to notify the main process of the cause of a PMBUS callback or the occurrence of other events.		
Declared header file	r_app_main.h		
Remarks	-		
Element name	Description	Value	
E_PMBUS_REQ_EVENT_NONE	No event occurred.	0	
E_PMBUS_REQ_EVENT_ERROR	This is used when I2C error interrupt occurs and the callback will notify the main process of the error. Depending on the needs of the user system, the main process should Execute post-error process such as calling R_PMBUS_Slave_Restart, or R_PMBUS_Slave_Close/R_PMBUS_Slave_Open.	1	
E_PMBUS_REQ_EVENT_ARA_START	This event is an optional event for checking the ALERT RESPONSE response operation. If you want to check the operation of the ALERT RESPONSE process by detecting an ALERT signal, etc., you can use it by changing the PMBus Slave Application. When this event is detected, execute R_PMBUS_Slave_SendARA in the main process.	2	
E_PMBUS_REQ_EVENT_ARA_STOP	This event is an optional event to check the return from ALERT RESPONSE response operation to normal operation. If you want to return from ALERT RESPONSE process operation to normal operation, the user should change the PMBus Slave Application to use this event. When this event is detected, execute R_PMBUS_Slave_Restart in the main process.	3	
E_PMBUS_REQ_EVENT_PEC_ENA	This event is an optional event for checking communication with PEC. If you want to communicate with PEC without resetting the slave during slave operation, you should change the PMBus slave application and use it. When this event is detected, execute R_PMBUS_Slave_PEC_Enable in the main process.	4	
E_PMBUS_REQ_EVENT_PEC_DIS	This event is an optional event for returning to normal operation from an operating state of communication with PEC. If you want to return to normal communication from communication with PEC without resetting the slave during the slave's operation, the user should change the PMBus slave application and use this event. When this event is detected, execute R_PMBUS_Slave_PEC_Disavle in the main process.	5	



• Data Types and Structure for PMBus Slave API

e_pmbus_packet_result_s_t

Enumeration Name	e_pmbus_packet_result_s_t		
Description	This enumeration type is used to indicate the execution result of PMBus communication (slave).		
	It is used as the argument type for each PMBus Slav API. It indicates the details of the error cause when the PMBus API return value is PMBUS_RET_ERROR.		
Declared header file	r_pmbus_app_slave.h		
Remarks	-		
Element name	Description	Value	
E_PMBUS_PACKET_S_OK	Normal operation.	0	
E_PMBUS_PACKET_S_DATA_SIZE_ERROR	A packet size error was detected.	1	
E_PMBUS_PACKET_S PEC_ERROR	An error was detected in PEC operation.	2	
E_PMBUS_PACKET_S_TIMEOUT	A timeout error was detected. (TTIMEOUT error detected)	3	
E_PMBUS_PACKET_S_CMD_WAIT	Command code and received data are being received.	4	
E_PMBUS_PACKET_S_CMD_COMP	The command code and received data have been received.	5	
E_PMBUS_PACKET_S_CMD_QUICK	Quick Command is being taken.	6	
E_PMBUS_PACKET_S_INTERNAL_ERROR	An internal error was detected.	7	
E_PMBUS_PACKET_S_NOT_READY	Command reception is not ready.	8	
E_PMBUS_PACKET_S_CMD_NOT_SUPPORT	A command not supported by PMBUS spec is received.	9	
E_PMBUS_PACKET_S_ARA_COMP	SendARA process completed.	10	

p_pmbusSlaveCmdCallback

Callback Function Type Name	<pre>void (* p_pmbusSlaveCmdCallback)(st_pmbus_nwk_ctrl_s_t *p_st_nwk_ctrl, e_pmbus_packet_result_s_t e_pmbus_result)</pre>
Description	Callback calls from PMBus interrupt handlers. It is specified when you R_PMBUS_Slave_Open().
	The user must use this callback function to implement the execution process corresponding to the command code.
Declared header file	r_pmbus_app_slave.h
Remarks	-
Element name	Description
st_pmbud_nwk_ctrl_s_t *p_st_pmbus_nwk_ctrl	Pointer to the storage of PMBus Middleware's network- control information.
e_pmbus_packet_result_s e_pmbus_result	Pointer to store PMBus Middleware packet-information.



st_pmbus_cfg_s_t	
Structure Name	r_pmbus_cfg_s_t
Description	This is a structure for PMBus Slave configuration data. It is used as the argument type for R_PMBUS_Slave_Open. It is used to register the configuration data to the internal global variables of the PMBus Slave Middleware.
Declared header file	r_pmbus_app_slave.h
Remarks	-
Member name	Description
uint16_t u2_rx_size	*The dimensions of the p_u1_rx_buf. $(1 \sim 35)$
uint8_t *p_u1_rx_buf	Pointer to the receive data storage buffer. The data received from master is stored in this buffer.
uint16_t u2_tx_size	*The dimensions of the p_u1_tx_buf. $(1 \sim 35)$
uint8_t *p_u1_tx_buf	Pointer to the transmit data storage buffer. Stores the data to be sent to master.
uint8_t u1_slave_addr	Own slave address. (0x01~0x0F)
void (* p_pmbusSlaveCmdCallback)(st_pmbus_nwk_ctr l_s_t * const p_st_nwk_ctrl, e_pmbus_packet_result_s_t * const p_e_pmbus_result)	Callback calls from PMBus interrupt handlers. The user must execute the control process of motor module corresponding to the command in this function.

• Data Types and Structure for PMBus Slave Middleware functions

e_pmbus_nwk_status_s_t			
Enumeration Name	e_pmbus_nwk_status_s_t		
Description	This enumeration type indicates the internal state of the PMBus network layer (slave). It is used to manage the internal state of the PMBus Slave Middleware.		
Declared header file	r_pmbus_app_slave.h		
Remarks	-		
Element name	Description	Value	
E_PMBUS_NWK_STATUS_S_IDLE	Waiting for new packet reception.	0	
E_PMBUS_NWK_STATUS_S_START	Detects start condition.	1	
E_PMBUS_NWK_STATUS_S_RX	Receiving packet.	2	
E_PMBUS_NWK_STATUS_S_TX	Transmitting Receive Byte packet.	3	
E_PMBUS_NWK_STATUS_S_TX_RESP	Transmitting packet.	4	
E_PMBUS_NWK_STATUS_S_ERROR	Detects Packet error.	5	

e_pmbus_nwk_status_s_t



e_pmb	us_int_	_event_	_s_t
-------	---------	---------	------

Enumeration Name	e_pmbus_int_event_s_t		
Description	This enumeration type indicates the cause of an I2C error detection interrupt. It is used to execute process for each interrupt cause in the internal process of the PMBus Slave Middleware.		
Declared header file	r_pmbus_app_slave.h		
Remarks	-		
Element name	Description	Valu	
		е	
E_PMBUS_INT_EVENT_S_NONE	No interrupt detected	0	
E_PMBUS_INT_EVENT_S_ARB_LOST	Arbitration lost is detected.	1	
E_PMBUS_INT_EVENT_S_TIMEOUT	Timeout detected.	2	
E_PMBUS_INT_EVENT_S_NACK	NACK reception is detected.	3	
E_PMBUS_INT_EVENT_S_START	A Start condition is detected.	4	
E_PMBUS_INT_EVENT_S_STOP	A Stop condition is detected.	5	
E_PMBUS_INT_EVENT_S_START_UNEXPECTED	Detects an unexpected timed Start condition.	6	

st_	_pmbus_	_nwk_	_ctrl_	_s_	t
-----	---------	-------	--------	-----	---

Structure Name	st_pmbus_nwk_ctrl_s_t
Description	This is a structure that manages PMBus network layer (slave) parameters. It is used to manage communication status inside the PMBus Slave Middleware.
Declared header file	r_pmbus_app_slave.h
Remarks	-
Member name	Description
volatile e_pmbus_nwk_status_s_t e_status	Network layer status
uint8_t u1_current_addr_rw	Currently executing slave address (including RW)
uint8_t u1_current_cmd	Currently executing command
uint16_t u2_rx_index	Current number of received data bytes
uint16_t u2_rx_len	Number of data bytes to be received
uint16_t u2_rx_size	*p_u1_rx_buf Size
uint8_t *p_u1_rx_buf	Pointer to receive data storage buffer
uint16_t u2_tx_index	Current number of transmission data bytes
uint16_t u2_tx_len	Number of data bytes to be transmitted
uint16_t u2_tx_size	*p_u1_tx_buf Size
uint8_t *p_u1_tx_buf	Pointer to transmit data storage buffer
uint8_t u1_pec	Present PEC calculation



st_pmbus_ctrl_s_t	
Structure Name	st_pmbus_ctrl_s_t
Description	This is the control data structure of the PMBus Middleware (slave). It is used to manage the PMBus Slave Middleware setting information and communication status.
Declared header file	r_pmbus_app_slave.h
Remarks	-
Member name	Description
st_pmbus_nwk_ctrl_s_t st_nwk_ctrl_s	Parameter-managed struct of PMBus network Layer (slave)
volatile e_pmbus_packet_result_s_t e_pmbus_result_s	Executing PMBus communication (slave)
bool b_open_flag	OPEN status (No false: Open or true: Open).
bool b_pec_flag	PEC enable/disable information (false: disable, true: enable)
uint8_t u1_own_slave_addr	Its own slave address.
void (* p_pmbusSlaveCmdCallback)(st_pmbus_nwk_ctrl_s_t * const p_st_nwk_ctrl, e_pmbus_packet_result_s_t * const p_e_pmbus_result)	Callback calls from PMBus interrupt handlers.



5.2.6 PMBus Slave Global variables List

The following table lists the global variables used in this control program.

File Name	Global Variables	Usage
r_app_main.c	static uint8_t s_u1_pmbus_config_d ata	Global-variable that manages ON_OFF_CONFIG command- specification values. Only bit3 is valid in this demonstration.
	static uint8_t s_u1_pmbus_operatio n_data	Global-variable that manages OPERATION command- specification values. Only bit7 is valid in this demonstration.
	static uint8_t s_u1_pmbus_tx_buf[P MBUS_BUF_SIZE_M AX]	Buffer for storing transmit data for PMBUS. This buffer is set to the member *p_u1_tx_buf of s_user_pmbus_cfg and is used inside PMBus Middleware.
	static uint8_t s_u1_pmbus_rx_buf[P MBUS_BUF_SIZE_M AX]	Buffer for storing received data for PMBUS. This buffer is set to the member *p_u1_rx_buf of s_user_pmbus_cfg and is used inside PMBus Middleware.
	static volatile e_app_req_event_t s_e_req_status	Variable used to notify the main process of the cause of a PMBUS callback or the occurrence of other events.
	static st_pmbus_cfg_s_t s_st_pmbus_cfg	Variable that stores the configuration data to be registered by R_PMBUS_Slave_Open.

Table 37 PMBus Slave Application global variable list

Table 38 PMBus Slave Middleware global variable list

File Name	Global Variables	Usage
r_app_main.c	static st_pmbus_ctrl_s_t g_st_pmbus_ctrl	Global variable that manages the control information of PMBUS Slave Middleware. It is used only within PMBUS Slave Middleware.
Config_RIIC0. c	volatile uint8_t g_riic0_user_slave_ad dr	In the RX26T, this is used to set the slave address specified by the user with R_PMBUS_Slave_Open to the SARL0 register.
	volatile uint8_t g_riic0_start_detect_at _receive	In the RX26T, this is a flag that manages the detection of a Start condition detection interrupt when the RIIC0 driver's g_riic0_mode_flag is in receive mode.
r_pmbus_wrap per_slave.c	static gpt_instance_ctrl_t s_st_gpt_ctrl	In the RA6T3, this variable is used as the control handler for the GPT driver.
	static smbus_slave_instance _ctrl_t s_st_smbus_ctrl	In the RA6T3, this variable is used as the control handler for the SMBUS driver.
	static smbus_slave_cfg_t s_st_smbus_cfg	In the RA6T3, this variable stores the configuration data set in the SMBUS driver by R_SMBUS_SLAVE_Oepn.
	smbus_slave_instance _t g_smbus_slave0	In the RA6T3, this instance used inside SMBUS drivers.



5.2.7 PMBus Slave macro-definition list

The following table lists the macro definitions used in this control program.

Table 39 PMBus Master Application macro definition list

File Macro name name		Usage	
r_app_ main.h	PMBUS_APP_ CMD_xxx	• Define the command code for PMBUS. (Refe to below for macro names)	-
		PMBUS_APP_CMD_OPERAION : OPERAION command	0x01
		PMBUS_APP_CMD_ON_OFF_CONFIG : ON_OFF_CONFIG command	0x02
		PMBUS_APP_CMD_CLEAR_FAULTS : CLEAR_FAULTS command	0x03
		PMBUS_APP_CMD_STATUS_FAN_1_2 : STATUS_FAN_1_2 command	0x81
		PMBUS_APP_CMD_READ_VOUT : READ_VOUT command	0x8B
		PMBUS_APP_CMD_READ_IOUT : READ_IOUT command	0x8C
		PMBUS_APP_CMD_READ_FAN_SPEED_1 : REA_DFAN_SPEED_1 command	0x90
		PMBUS_APP_CMD_READ_FREQUENCY : READ_FREQUENCY command	0x95
		PMBUS_APP_CMD_RESERVED : RESERVED command	0x09
		PMBUS_APP_CMD_PMBUS_REVISION : PMBUS_REVISION command	0x98
		PMBUS_APP_CMD_STORE_DEFAULT_CODE : STORE_DEFAULT_CODE command	0x13
		PMBUS_APP_CMD_FAN_COMMAND_1 : FAN_COMMAND_1 command	0x38
		PMBUS_APP_CMD_READ_EOUT : READ_EOUT command	0x87
		PMBUS_APP_CMD_PAGE_PLUS_WRITE : PAGE_PLUS_WRITE command	0x05
	SLAVE_ADDR ESS	This defines the slave address to be set in the PMBus Slave Middleware.	0x0A
	OPERATION_ OPE_START_B IT	Defined OPERATION command-motor control indication bit.	0x80
	ON_OFF_CON FIG_OPE_ ENABLE_BIT	The data-definition used in ON_OFF_CONONFIG command. Specifies whether to use the motor control instruction setting of OPERATION command when controlling the motor.	0x08
	 RET_OK	Return value of the application internal function. Normal end.	0
	 RET_ERROR	Return value of the application internal function. Abnormal end.	1



Table 40 PMBus Slave API macro definition list

File name	Macro name	Usage		
r_pmb us_ap	PMBUS_RET_x xx	• Error code returned from PMBus middleware API. (See below for macro names)	-	
p_slav e.h		PMBUS_RET_OK : Normal end.	0	
		PMBUS_RET_ERROR : Abnormal end. See the st_pmbus_cfg_s_t.e_pmbus_result_m for more information about the source.	1	
		PMBUS_RET_PARAM : Specified argument is invalid.	2	
		PMBUS_RET_NOT_OPENED : No OPEN.	3	
		PMBUS_RET_OPENED : Already OPEN.	4	

Table 41 PMBus Slave Middleware function macro definition list

File name	Macro name Usage		Defined Value
r_pmb us_ap p_slav	PMBUS_TRAN S_xxx	•Defines the transaction code used to determine the protocol supported by each command code. (See below for macro names)	-
e.h		PMBUS_TRANS_RESERVED : Command code is RESERVED.	0x00
		PMBUS_TRANS_READ_BYTE : Command Code Supports READ BYTE Transactions.	0x01
		PMBUS_TRANS_READ_WORD : Command Code Supports READ WORD Transactions.	0x02
		PMBUS_TRANS_BLOCK_READ : Command Code Supports BLOCK READ Transactions.	0x03
		PMBUS_TRANS_SEND_BYTE : Command Code Supports SEND BYTE Transactions.	0x10
		PMBUS_TRANS_WRITE_BYTE : Command Code Supports WRITE BYTE Transactions	0x20
		PMBUS_TRANS_WRITE_WORD : Command Code Supports WRITE WORD Transactions.	0x30
		PMBUS_TRANS_BLOCK_WRITE : Command Code Supports BLOCK WRITE Transactions.	0x40
		PMBUS_TRANS_WRITE_QUICK : Command Code Supports Write Quick Command Transactions.	0x50
		PMBUS_TRANS_PROCESS_CALL : Command Code Supports PROCESS CALL Transactions.	0x60
		PMBUS_TRANS_BLOCK_PROCESS_CALL : Command Code Supports Block Write-Block Read Process Call Transactions.	0x70
	PMBUS_COM MAND_CODE_ MAX	The maximum number of commands supported by the PMBus middleware.	256
	PMBUS_BLOC K_SIZE_MIN	Min. amount of data that can be sent/received by Block commandI will.	1
	PMBUS_BLOC K_SIZE_MAX	Max. amount of data that can be sent/received by Block commandI will.	32
	PMBUS_BUF_ SIZE_MIN	The smallest buffer size that can be registered in PMBUS Middleware during Open.	1
	PMBUS_BUF_ SIZE_MAX	The largest buffer size that can be registered in PMBUS Middleware during Open. (Max. number of data to write during	PMBUS_ BLOCK_



RX Family/RA Family PMBus Master-Slave communication using I2C bus interface (RIIC/I3C)

		Block Read/Block Write (32) + Command code (1) + Number of data to write/Number of data to read (1) + PEC (1))	SIZE_MA X + 3
	PMBUS_CRC8 _USE_IP	Defined value that specifies the PEC calculation method. Set to "1 (uses the calculator built into the MCU)" or "0 (specifies whether to use a table for calculation)." If you want to use the calculator built into the MCU, you must implement code that uses a CRC calculator in the r_pmbus_nwk_AddCrc8() function and then change the setting to "1 (uses the calculator built into the MCU)."	0
	PMBUS_ALER T_RESPONSE _ADDR	Slave address (ARA) for responding to ALERT information set at execution time R_PMBUS_Slave_SendARA. Values conforming to the SMBus specifications are defined.	0x0C
	PMBUS_SLAV E_ADDR_MIN	Defines the highest slave address that can be specified as a parameter in the slave API of PMBUS.	0x01
	PMBUS_SLAV E_ADDR_MAX	Defines the highest slave address that can be specified as a parameter in the slave API of PMBUS.	0x10
r_pmb us_wr apper_ slave. h	PMBUS_CFG_ DEVICE_RX26 T	Used when using the wrapper function of the driver provided in r_pmbus_wrapper_slave.c with the RX26T.	0
	PMBUS_CFG_ DEVICE_RA6T 3	Used when using the wrapper function of the driver provided in r_pmbus_wrapper_slave.c with the RA6T3.	1
	PMBUS_CFG_ DEVICE	Definition of the MCU that executes the wrapper function of the driver provided in r_pmbus_wrapper_slave.c. Specify PMBUS_CFG_DEVICE_RX26T or PMBUS_CFG_DEVICE_RA6T3.	Follow MCU used.




5.2.8 PMBus Slave Control Flowchart


The flow of PMBus Slave Application part is shown in 5.2.8.1, the flow of PMBus Slave API part is shown in 5.2.8.2, and the flow of PMBus Slave driver part is shown in 5.2.8.3. Please refer to the project code for PMBus Slave Middleware part.

5.2.8.1 PMBus Slave Application section flowchart


PMBus Slave Application section controls the Motor Control Middleware and API calls to PMBus Slave Middleware section that communicates with PMBus Master. The flowchart of PMBus Slave Application part is shown below.

- PMBus slave overall outline flow
- PMBus slave overall outline flow (RX26T)












note: For details, refer to <u>RX Famiky Sensorless Vector Control of a Permanent Magnet Synchronous Motor</u> <u>- For MCK (R01AN6858)</u>



• PMBus slave overall outline flow (RA6T3)








note: For details, refer to <u>Sensorless vector control for permanent magnetic synchronous motor For Renesas</u> <u>Flexible Motor Control (R01AN6839)</u>




- PMBus slave function detailed flow
- main (RX26T), hal_entry (RA6T3)

Application part of the motor control middleware is used for various initialization processes and main-loop processes. Refer to Motor Middle application notes for details. The red framed and red text parts of each PAD diagram are the parts to be corrected, and the blue framed and blue text parts are the parts to be deleted.




• r_app_main_start_pmbus_ctrl (RX26T, RA6T3)






• pmbus_ctrl (RX26T, RA6T3)






r_pmbus_callback (RX26T, RA6T3)






• r_app_pmbus_exe_write_command (RX26T, RA6T3)



[Note] The motor sample API names in the diagram are different for RA6T3. Please refer to the project for details.



• r_app_pmbus_exe_read_command (RX26T, RA6T3)




[Note] The motor sample API names in the diagram are different for RA6T3. Please refer to the project for details.

5.2.8.2 PMBus Slave API section flowchart


PMBus Slave API part controls PMBus Slave Middleware part. The flowchart for PMBus Slave API part is shown below.

• R_PMBUS_Slave_Open







• R_PMBUS_Slave_Close



• R_PMBUS_Slave_EnablePEC




• R_PMBUS_Slave_DisablePEC






• R_PMBUS_Slave_SendARA











5.2.8.3 PMBus Slave Drivers Flowchart

PMBus Slave driver section is a smart configurator in RX26T, and in RA6T3, it is partially changed according to PMBus Slave process from the code generated in FSP. Refer to Customizing 5.2.4 PMBus Slave Drivers for details. The deficit in each pad diagram is the correction part. The red framed and red text parts of each PAD diagram are the parts to be corrected, and the blue framed and blue text parts are the parts to be deleted.

- (1) Smart Configurator (RX26T)
- R_Config_RIIC0_Create




• R_Config_RIIC0_Stop





RX Family/RA Family PMBus Master-Slave communication using I2C bus interface (RIIC/I3C)


• r_Config_RIIC0_Slave_Receive



End




• r_Config_RIIC0_transmit_interrupt





• r_Config_RIIC0_receive_interrupt







Start RIICO.ICSR2.BIT.STOP = 0U; RIICO.ICIER.BIT.SPIE = 0U; RIICO.ICIER.BIT.STIE = 1U; 省略 _14_IIC_SLAVE_RECEIVES_STOP == g_riic0_state _User_RIIC0_callback_rece iveend() _16_IIC_SLAVE_RECEIVE == RIICO.ICSR2.BIT.START = OU; g_riic0_mode_flag RIICO.ICIER.BIT.STIE = OU; RIICO.ICIER.BIT.SPIE = 1U; _15_IIC_SLAVE_WAIT_START_CON g_riic0_state = DITION == g_riic0_state g_riic0_start_detect_at_receive = 1 r_User_RIIC0_callback_star t() _10_IIC_SLAVE_RECEIVES_DATA == g_riic0_state RIICO.ICSR2.BIT.STOP = 0U; RIICO.ICIER.BIT.SPIE = OU; RIICO.ICIER.BIT.STIE = 1U; g_riic0_state = _15_IIC_SLAVE_WAIT_START_CON DITION; r_User_RIIC0_callback_rece else iveend() _Config_RIIC0_callback_er _11_IIC_SLAVE_SENDS_DATA == ror(MD ERROR4) g_riic0_state 省略 else RIICO.ICSR2.BIT.START = OU; _15_IIC_SLAVE_WAIT_START_CON RIICO.ICIER.BIT.STIE = OU; DITION == g_riic0_state RIICO.ICIER.BIT.SPIE = 1U; g_riic0_state = 省略 r_User_RIIC0_callback_star t() Omitted some processing. The red frame is a change part. End




r_Config_RIIC0_callback_transmittend



• r_Config_RIIC0_callback_receiveend




• r_Config_RIIC0_callback_error






• r_User_RIIC0_callback_start




• r_User_RIIC0_callback_transmit






• R_Config_TMR0_Start




- (2) FSP functional (RA6T3)
- R_SMBUS_SLAVE_Open





• r_smbus_slave_read_write






• r_smbus_slave_callback_request

St	tart
	p_ctrl >direction = SMBUS_SLAVE_TRANSFER_DIR_NOT_ESTABLISHED;
	p_ctrl >p_reg >BSTE_b.TODE = 0U; p_ctrl >p_reg >BIE_b.TODIE = 0U;
	r_smbus_slave_call_callba ck(p_ctrl, slave_event, p_ctrl- >transaction_count)
	p_ctrl >p_reg >BSTE_b.TODE = 1U; p_ctrl >p_reg >BIE_b.TODIE = 1U;
E	The blue frame part and the cancellation line processing are deleted




• r_smbus_open_hw_slave






• r_smbus_slave_call_callback




r_smbus_rxi_check_illegal_start





• r_smbus_rxi_slave




The blue frame part and the cancellation line processing are deleted. The red frame and the red character part are added and changed.


End



• r_smbus_txi_slave




• r_smbus_tei_slave





• r_smbus_err_slave






6. PMBus command-transmit/receive test-result

The following shows sample communication using tera term.

• ON_OFF_CONFIG (write) WRITE_BYTE protocol

Transmission :

Slave address: 0x0A, READ/WRITE orientation: W, Command code: 0x02, Write data: 0x00 Reception :




• ON_OFF_CONFIG (read) READ_BYTE protocol

Transmission :

Slave address: 0x0A, READ/WRITE orientation: R, Command code: 0x02 Reception :

Read data: 0x00, Return code: 0x00, Packet result: 0x00



*1: This is due to ACK timing and does not affect PMBus communication.



7. FAQ

Question1:

Are there any PMBUS specifications that cannot be checked by this application?

Answer:

- The following specifications cannot be checked.
- Group command protocol
- •Extended command protocol
- -Zone Command Protocol
- ·Bus master protocol
- •Quick Command (read) Protocol
- ·Address resolution protocol(ARP)
- ·Control of Control signals (including Alert signals)
- ·Failure Management and Reporting Features
- Multi-master operation
- Clock stretching function
- ·Suspend mode notification by SMBUS signal
- ·Slave bus master switching function
- Host communication
- Internal-memory protective function by Write Protect signal
- General Call Operation
- Functionality added in SMBUS 3.0.0 or later and PMBUS 1.3.0 or later.

You can also use the following specifications by adjusting your application and PMBUS middleware. This item should be evaluated by yourself.

- Commands Using Block Write
- Commands Using Block Read
- Commands Using Process Call
- ·Commands Using Block Write-Block Read Process Call
- ·Quick Command (write) Protocol
- Packet Error Check (PEC) Communication with
- Alert reply using Alert Response Address (ARA)
- Question2 :

What is the setting of terminal software for communication between PC and master?

Answer :

Make the following settings. Bit rate :115200 bps Data length :8 bit Parity: None Stop bit: 1 bit Data-transfer-direction: LSB first Line feed: Receive: LF, Send: CR+LF

Question3 :

In this application, CRC calculation for communication with PEC uses a conversion table. Is it feasible to use CRC calculator installed in MCU?

Answer :

Yes Possible. When using CRC calculator in this application, change 4.1.6 PMBus Master macro definition list and 4.2.6 PMBus_Slave macro definition list to define "PMBUS_CRC8_USE_IP" to "1", and then change "r_pmbus_nwk_AddCrc8()" which is implemented as an empty function to operate using CRC of MCU. API for controlling CRC calculator of MCU can be generated by the smart configurator and FSP.



Question4 :

If the motor does not stop, what action should be taken?

Answer :

The motor can be stopped regardless of PMBUS command-receiving status by turning OFF SW1 (toggled SW). When restarting the motor rotation, eliminate the reason for the error, set SW1 (toggle SW) to the position where the motor can rotate, and then send the required ON_OFF_CONFIG command and OPERATION command of PMBUS to restart the motor rotation.

It may also stop if an error is detected in the motor sample used in this application. Refer also to the application notes for each motor sample for details.

Question5 :

When a user application on the slave side is customized and evaluated, a "packet result:0x03" (timeout detection) is returned from the terminal software. What are the possible causes?

Answer:

The problem may be caused by the high load of process added to the slave by the customer. This application monitors the completion of the protocol-specified PMBUS(SMBUS within 25ms (T_{TIMEOUT}). For protocols that include Master receive /Slave transmissions, such as READ BYTE protocol, the callback process on the slave is executed prior to sending Slave, so a timeout occurs if the callback process is overloaded. If you want to Execute high-load process, consider executing high-load process in main process by sending an event notification to main loop process from the callback using the pmbus_ctrl() and e_pmbus_int_event_s_t that are executed periodically in the loop process.



RX Family/RA Family PMBus Master-Slave communication using I2C bus interface (RIIC/I3C)

Revision History

		Description	
Rev.	Date	Page	Summary
1.00	Jan.14.25	-	First Edition



General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products. 1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices. Proceeding at power op

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
 14. Electronic and a state of the st
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.