

Renesas RA Family Security Design using Arm TrustZone - Cortex M85

Introduction

The Renesas RA8 MCU Series has a Cortex-M85 core and implements Armv8.1-M architecture. This MCU Series includes the Armv8-M Security Extension, which provides a foundation for improved system-level security in a wide range of embedded applications. This application note explains the various RA8 MCU TrustZone technology enabled hardware and software features and provides guidelines for using these features. In addition, this application project provides step-by-step instructions to kickstart TrustZone technology enabled secure system design with Renesas RA8 Family MCUs.

For fundamentals of Arm TrustZone Technology, users are encouraged to read the document <u>Arm®</u> <u>TrustZone Technology for the Armv8-M Architecture</u> from Arm. This application project focuses on the TrustZone technology implementation and features for RA8 Family MCUs with TrustZone support. At the time of release, the RA8 MCU groups that are covered by this application project include the MCU groups with support for both TrustZone and Device Lifecycle Management. Support for the RA Cortex-M33 MCU TrustZone and Device Lifecycle Management, please refer to R11AN0467.

Creating a secure design involves using hardware enforced isolation to create a software architecture specifically designed for security, supported by MCU tooling. For TrustZone based security design, tooling plays a critical role for the development, production, and deployment of a product. For the tools support, refer to the <u>FSP User's Manual section: Primer: TrustZone Project Development</u> prior to proceeding to TrustZone based development.

An EK-RA8M1 based application project implementing an IP protection use case for TrustZone technology is provided as a reference project to start application development with the RA Family MCU TrustZone feature. Implementations with e² studio, IAR EWARM, and Keil MDK IDEs are provided with instructions on how to import and run the example projects.

Required Resources

Target Devices

- RA8M1
- RA8D1
- RA8T1
- RA8E1
- RA8E2

Software and development tools

- e² studio IDE v2024-10
- Renesas Flexible Software Package (FSP) v5.6.0
- Renesas Advanced Smart Configurator v5.6.0
- Renesas Advanced Smart Configurator v2024-10

The links to download the above software are available at https://github.com/renesas/fsp.

- IAR Embedded Workbench for Arm version v9.60.2 (<u>https://www.iar.com/products/architectures/arm/iar-embedded-workbench-for-arm/</u>)
 Keil MDK v5.41
- (https://www.keil.com/download/product/)
- SEGGER J-Link[®] USB driver v7.98g (<u>SEGGER J-Link</u>)
- <u>Renesas Flash Programmer (RFP) v3.17.00</u>

Hardware



- EK-RA8M1, Evaluation Kit for RA8M1 MCU Group (<u>renesas.com/ra/ek-ra8m1</u>)
- Workstation running Windows[®] 10 and the Tera Term console or similar application
- One USB device cable (type-A male to micro-B male)

Prerequisites and Intended Audience

This application project assumes that you have some experience with the Renesas e² studio IDE, IAR EWARM, or Keil MDK IDE. In addition, the user is expected to understand how to extract the generated content from the FSP and the Renesas RA Smart Configurator. It is also recommended to read the first two chapters of the application note R11AN0785 (Device Lifecycle Management for RA8 MCUs) to understand the Device Lifecycle States for RA8 MCUs. Furthermore, users must know how to enter MCU boot mode using the EK-RA8M1 and create a basic RFP project to communicate with the MCU. This application project only provides necessary settings for the specific functions used in this application project. For more information on the MCU boot mode and RFP, refer to the <u>Renesas RA8M1 Group User's Manual: Hardware</u> and <u>Renesas Flash Programmer User's Manual</u>.

The intended audience is all users who are or will be developing Arm[®] TrustZone[®] based applications using Renesas RA8 Family MCUs.



Contents

1. I	Introduction to Arm [®] TrustZone [®] and its Security Features	6
1.1	TrustZone Technology Overview	6
1.2	RA8 MCU Arm TrustZone Security Attribution	7
1.2.1	Implementation Defined Attribution Unit (IDAU)	8
1.2.2	Master Security Attribution Unit (MSAU)	10
1.2.3	Security Attribution Unit (SAU)	11
1.2.4	Region Number	12
1.2.5	Memory Security Attribution of TrustZone Filter	13
1.2.6	Peripheral Security Attribution of TrustZone Filters	15
1.3	Device Lifecycle Management	16
1.4	Example TrustZone Use Cases	17
1.4.1	Intellectual Property (IP) Protection	17
1.4.2	Root of Trust Protection	18
2. /	Arm [®] TrustZone [®] Application Design Support	18
2.1	Renesas Advanced Smart Configurator	18
2.1.1	Using RASC with Renesas e ² studio	19
2.1.2	Using RASC with IAR Embedded Workbench for Arm	19
2.1.3	Using RASC with Arm Keil MDK	19
2.2	Transitioning from CM State to OEM_PL2 State	19
2.2.1	Developing with e ² studio	20
2.2.2	Developing with IAR EWARM	20
2.2.3	Developing with Keil MDK	20
2.3	Setting up the IDAU Region	20
2.3.1	Developing with e ² studio	21
2.3.2	Developing with IAR EWARM	21
2.3.3	Developing with Keil MDK	22
3. (General Considerations in TrustZone [®] Application Design	22
3.1	Non-secure Callable Modules	22
3.2	Guard Function for Non-secure Callables	23
3.2.1	Limit Access to Selected Configurations and Controls	23
3.2.2	Test for Non-secure Buffer Locations	23
3.2.3	Handle Non-secure Data Input Structure as Volatile	23
3.2.4	Limit the Number of Arguments in an NSC Function	24
3.3	Creating User-Defined Non-secure Callable Functions	24
3.4	RTOS Support	25
3.5	Writing TrustZone Technology Enabled Software	25
3.5.1	Benefitting from CMSE Functions to Enhance System Level Security	25
3.5.2	Avoid Asynchronous Modifications to Currently Processed Data	26



3.5.3	Utilize the Armv8-M Stack Pointer Stack Limit Feature	26
4.	Using Renesas RA Project Generator for TrustZone Development	26
4.1	Combined Project Development	28
4.1.1	Developing the Secure Project	28
4.1.2	Developing the Non-secure Project	34
4.1.3	Production Flow Overview	39
4.2	Split Project Development	40
4.2.1	Developing the Secure Bundle and Provisioning the MCU	40
4.2.2	Limitations and Workarounds for Developing in OEM_PL1 State	40
4.2.3	Developing the Non-secure Project in OEM_PL1 State	40
4.2.4	Production Flow Overview	43
4.3	Flat Project Development	43
4.3.1	Operational Flow	44
4.3.2	Ethernet Application Error! Bookmark not defi	1ed.
4.3.3	Production Flow Overview	44
5.	Example Project for IP Protection	лл
5.1	Overview	
5.2	System Architecture	
5.2.1	Software Components	
5.2.1	Operational Flow	
5.2.2	Simulated User's IP Algorithm	
5.2.4	User-Defined Non-secure Callable APIs	
5.3	Setting up Hardware	
5.4	Example Application with e ² studio IDE using Split Project Development Model	
5.4.1	Import, Build, and Program the Secure Binary and Dummy Non-secure Binary	
5.4.1	Import, Build, and Program the Non-secure Project	
5.4.3	Verify the Example Application	
5.5	Example Application with IAR EWARM using Combined Development Model	
5.5.1	Import and Build the Example Projects	
5.5.2		
5.6	Example Application with Keil MDK using Combined Development Model	
5.6.1	Import and Build the Example Projects	
5.6.2		
5.0.2		00
6.	Appendix A: Using Renesas Flash Programmer for Production Flow	
6.1	Initialize the MCU	
6.2	Download the Secure Binary	68
6.3	Download the Non-secure Binary	69
6.4	Specific Instructions to Support IAR EWARM Development Path	72
6.4.1	IAR I-jet and TrustZone Partition Boundary Setup	72



6.4.2	CMSIS-DAP and Trust Zone Partition Boundary Setup	. 72
7.	Appendix B: Glossary	.73
8.	References	.73
9.	Website and Support	.74
Rev	ision History	.75



1. Introduction to Arm[®] TrustZone[®] and its Security Features

1.1 TrustZone Technology Overview

Arm TrustZone technology is a hardware-enforced separation of MCU features. Arm TrustZone technology enables the system and the software to be partitioned into Secure and Non-secure worlds. Secure software can access both Secure and Non-secure memories and resources. Secure software must use Secure transactions to access Secure memory and resources. Secure software must use Non-secure transactions to access Non-secure memory and resources. Non-secure software can only access Non-secure memories and resources using Non-secure transactions. Non-secure software cannot access Secure memory and resources. Refer to Figure 3. for the definition on Secure Transaction and Non-secure Transaction. These security states are orthogonal to the existing Thread and Handler modes, enabling both Thread and Handler mode in both Secure and Non-secure states.




Figure 1. Processor States

The Armv8-M architecture with Security Extension is an optional architecture extension. If the Security Extension is implemented, the system starts up in the Secure state by default. If the Security Extension is not implemented, the system is always in the Non-secure state. Arm TrustZone technology does not cover all aspects of security; for example, it does not include cryptography.

In applicationss with Armv8-M architecture with Security Extension, components that are critical to the security of the system can be placed in the Secure world. These critical components include:

- A Secure boot loader
- Secret keys
- Flash programming support
- High value assets



The remaining components in an application are placed in the Non-secure world.




Figure 2. Secure and Non-secure Worlds

As mentioned in the Introduction section, for more details on the definition and usage of TrustZone[®], see the Arm document, <u>Arm TrustZone Technology for the Armv8-M Architecture</u>.

1.2 RA8 MCU Arm TrustZone Security Attribution

This section introduces how the TrustZone security attribution is defined and used on the RA Cortex-M85 MCUs. FSP does all of the configuration and transaction handling in the background. Configuring the TrustZone attribution does not need handling from the user application code when using FSP. This section is provided for your reference. Skip to section 2 to start developing TrustZone based applications using RASC and FSP.

The TrustZone for Armv8.1-M implementation consists of the Security Attribution Unit (SAU) and Implementation Defined Attribution Unit (IDAU). The 4 GB memory space is partitioned into Secure (S) and Non-secure (NS) memory regions. The secure memory space is further divided into two types, Non-secure Callable (NSC) and Secure.

In this Application Note, Secure Transaction and Non-secure Transaction are defined as follows. These concepts are used throughout the rest of the Application Note:

- Secure Transaction: Access transaction that is issued with bit 28 in the address set to '0'.
- Non-secure Transaction: Access transaction that is issued with bit 28 in the address set to '1'.

Note that the physical address of the RA8 MCU is a continuous region. When bit 28 is manipulated to form a Secure or Non-secure transaction, we refer to this updated address as the Alias address of the memory area. Refer to section 1.2.5 for a pictorial memory map representation of the Alias memory map example for the code and data flash in linear and dual bank modes.

On RA8 MCUs, the secure region can successfully issue both Secure and Non-secure transactions, but the non-secure region can only successfully issue Non-secure transactions. Figure 3. Figure 3 illustrates what transactions are allowed by the TrustZone filter.






Figure 3. Transactions that Can be Issued by Each Master

1.2.1 Implementation Defined Attribution Unit (IDAU)

The IDAU defines the code, SRAM, and peripherals into the secure region and the non-secure region.

Portions of the secure code region and secure SRAM region can be assigned with the NSC security attribute. The defined security map enforced by the IDAU is set in hardware and cannot be changed by software.

For the code flash, one secure and one non-secure region can be defined in linear mode. In dual bank mode, each bank can have one secure and one non-secure region. For the data flash, the SRAM and the Standby SRAM, there can be one secure and one non-secure region. The external memory CS area controller (CSC), the SDRAM region, and the OSPI region on the RA8 MCUs are always configured as non-secure. Application code cannot change these secure properties.






Figure 4. RA8M1 Memory map example of 2 MB flash product



Code and Data Flash TrustZone® Based Security Features

Code and Data secure flash regions read from a Non-secure region will generate a TrustZone Secure Fault. Per the MCU design, the Code and Data Flash Programming and Erasing (P/E) mode entry can be configured to be available from only Secure software. The secure region can be accessed by the Non-secure region through Non-secure callable functions. For example, the flash driver may be placed in the Secure partition and may be configured as Non-secure Callable through the FSP to allow the Non-secure application to perform flash P/E operations.

Table 1. Secure Flash Region Read/Write Protection

Access Violation	Error Report
Flash read	TrustZone Secure Fault: Reset or Non-Maskable Interrupt (NMI).
Flash P/E mode entry	Flash P/E Error Flag: Handled by FSP flash driver.

RA8 Family MCUs support temporary and permanent Flash Block Protections for both the Secure region and the Non-secure region. For more details on the Code and Data Flash TrustZone technology enabled hardware features, see the *Renesas RA8M1 Group User's Manual: Hardware*, Flash Memory section.

SRAM

SRAM memory, such as SRAM0, that includes an ECC region and Parity can be divided into Secure/Nonsecure Callable/Non-secure regions with Memory Security Attribution (MSA) and can be protected from Nonsecure access. When MSA indicates that an SRAM memory region is of Secure or Non-secure Callable status, Non-secure access cannot overwrite that memory.


Table 2. Secure SRAM Region Read/Write Protection

Access Violation	Error Report
SRAM read	Arm [®] TrustZone Secure Fault: Reset or NMI
SRAM write	Arm TrustZone Secure Fault: Reset or NMI

1.2.2 Master Security Attribution Unit (MSAU)

The MSAU defines the system-specific security address map for bus masters other than the CPU. The MSAU defines secure and non-secure alias regions; it does not define Non-secure Callable (NSC) regions or region number. Bus masters other than the CPU can issue a security transaction using the secure alias address defined by the MSAU. However, non-secure masters are prohibited from issuing secure transactions using an address in the secure alias region. The defined security map is enforced by the MSAU is fixed in hardware and cannot be changed by software.

Although the security map as defined by the IDAU and the MSAU is fixed, the SAU can be used to vary the security attributions of the regions following the rules defined in section 1.2.3.







1.2.3 Security Attribution Unit (SAU)

The SAU is a programmable unit that determines the security of an address. The SAU is programmable in the Secure state and has a programmer's model similar to the MPU. If an address maps to regions defined by both IDAU and SAU, the region of the highest security level is granted. A secure master can issue secure and non-secure transactions using the address of each security alias region. A non-secure master cannot issue secure transactions using the address of the secure alias region.

When using TrustZone to perform secure and non-secure region separation, the SAU MUST be set according to the following.

The regions set as NS attribute in IDAU MUST be set to NS in the SAU as well. The regions set to NS attribute in IDAU are:

0x1000_0000 to 0x1FFF_FFFF (SAU Region 1 in Figure 6Figure 6.)

0x3000_0000 to 0x3FFF_FFFF (SAU Region 3 in Figure 6)

0x5000_0000 to 0xDFFF_FFFF (SAU Region 3 in Figure 6Figure 6.)

At least one NSC region MUST be created within any region defined as NSC by the IDAU. The regions set to NSC attribute by the IDAU are:

0x0000_0000 to 0x0FFF_FFFF (SAU Region 0 in Figure 6)

0x2000_0000 to 0x2FFF_FFFF (SAU Region 2 in Figure 6)






Figure 6. SAU settings and resulting security attributes

1.2.4 Region Number

The IDAU also defines region numbers for each of the memory regions and security attributes. This region number is used by software to determine if a contiguous range of memory shares common security attributes. Figure 7 shows the defined region number of IDAU.






Figure 7. IDAU defined region numbers

1.2.5 Memory Security Attribution of TrustZone Filter

The memory security attribution of code flash and data flash is stored into nonvolatile memory by a boot firmware command when the device lifecycle is in the OEM state and the authentication level is AL2. These memory security attributions are applied before application execution. They cannot be updated by the application but are readable using dedicated registers. The memory security attributions of SRAM, standby SRAM, and VBATT backup registers are set by a dedicated security attribution register writable only by secure access.

The code flash can be divided into up to two regions in linear mode and four regions in dual mode. The partitioning is the same between bank0 and bank1 in the dual mode. The data flash can be divided into up to two regions. SRAM, standby SRAM, and VBATT backup registers can be divided into up to two regions. Figure 8 shows the memory mapping. Figure 9 shows the size of the memory region.






Figure 8. Memory mapping



Memory regio	n	Start address	Size
Linear mode	Code flash secure	0x0200_0000	CFS2 size (32 KB)
	Code flash non-secure	0x1200_0000 + CFS2 size (32 KB)	Code flash size - CFS2 size (32 KB)
Dual mode	Code flash bank0 secure	0x0200_0000	CFS2 size (32 KB)
	Code flash bank0 non-secure	0x1200_0000 + CFS2 size (32 KB)	Code flash size/2 - CFS2 size (32 KB)
	Code flash bank1 secure	0x0220_0000	CFS2 size (32 KB)
	Code flash bank1 non-secure	0x1220_0000 + CFS2 size (32 KB)	Code flash size/2 - CFS2 size (32 KB)
Data flash sec	ure	0x2700_0000	DFS size (1 KB)
Data flash non	-secure	0x3700_0000 + DFS size (1 KB)	Data flash size - DFS size (1 KB)
SRAM0 secure)	0x2200_0000	BA (8 KB)
SRAM0 non-se	ecure	0x3200_0000 + BA (8 KB)	SRAM0 size - BA (8 KB)
SRAM1 secure)	0x2206_0000	BA (8 KB)
SRAM1 non-se	ecure	0x3206_0000 + BA (8 KB)	SRAM1 size - BA (8 KB)
Standby SRAM	1 secure	0x2600_0000	BA (128 bytes)
Standby SRAM	I non-secure	0x3600_0000 + BA (128 bytes)	Standby SRAM size - BA (128 bytes)
VBATT backup	register secure	0x4001_ED00	BA (32 bytes)
VBATT backup	register non-secure	0x5001_ED00 + BA (32 bytes)	Backup register size - BA (32 bytes)

Figure 9. Size of memory region

Note: BA is the setting of the security attribution boundary address register for each memory region.

It is prohibited to place Secure or Non-secure Callable regions in a block swappable area in linear mode because the secure application would be placed in the non-secure region after block swapping.

The contents in Secure or Non-secure Callable regions must be the same in both bank0 and bank1 in the dual mode. Otherwise, the contents of secure or non-secure regions may not be consistent after a field update.

Table 3 is a summary of the memory access and error reporting for TrustZone based application based on the definition of Secure Transaction and Non-secure Transaction defined in Figure 2.

Memory Region	Secure Transaction Targeting Secure Memory Regions	Secure Transaction Targeting Non-secure Memory Regions	Non-secure Transaction Targeting Secure Memory Regions	Non-secure Transaction Targeting Non- secure Memory Regions
Each memory region configured as S or NSC	Allowed.	Not Allowed. Write/Read ignored. TrustZone access error is generated.	Not Allowed. Write/Read ignored. TrustZone access error is generated.	Allowed.
Each memory region configured as NS	Not allowed. Write/Read ignored. TrustZone access error is generated.	Not Allowed. Write/Read ignored. TrustZone access error is generated.	Not Allowed. Write/Read ignored. TrustZone access error is generated.	Allowed.

Table 3. Access Permission and Error Reporting of the Memory Region

1.2.6 Peripheral Security Attribution of TrustZone Filters

Each peripheral can be configured as secure or non-secure. Peripherals are divided into two types.

Type1 peripherals have one security attribution. Access to all registers is controlled by one security attribution. The Type1 peripheral security attribution is written to the PSARx (x = B to E) register by the secure application.



Type2 peripherals have security attribution for each register or for each bit. Access to each register or bit field is controlled according to these security attributions. Type2 peripheral security attributions are written to the Security Attribution register in each module by the secure application.

For details on the Security Attribution register, see the corresponding sections in the Hardware User's Manual. e² studio and the FSP provide configurability for most of these peripherals with several exceptions where sensible default settings have been made to provide a better development experience. See the latest <u>FSP User's Manual</u> for details for each peripheral.

Table 4. List	t of Type-1	and Type-2	Peripherals
---------------	-------------	------------	-------------

Туре	Peripheral	
Type 1	SCI, SPI, OSPI, DOTF, ETHERC, EDMAC, USBHS, USBFS,	
	IIC, I3C, RSIP-E51A, CANFD, CEU, DOC, SDHI, SSIE, CRC,	
	CAC, ACMPHS, TSN, ADC12, DAC12, POEG, AGT, GPT,	
	ULPT, RTC, IWDT, and WDT	
Type 2	System control (Resets, PVD, Clock Generation Circuit, Low Power	
	Modes, Battery Backup Function), Flash memory controller, Flash	
	cache, SRAM controller, CPU cache, DMAC, DTC, ICU, MPU, BUS,	
	Security setting, ELC, and I/O ports	

Notes on Clock Generation Circuit (CGC)

The Clock Generation Circuit has individual security attributes for each of the clock tree controls. The current release of the tooling and FSP provides flexibility of the following clock control schemes:

- Entire clock tree is controlled from the Secure project only and locked down in the Non-secure project.
- Entire clock tree is controllable from the Non-secure project as well as the Secure project.

Refer to Notes on Clock Control for the operational details.

Error! Reference source not found. is a summary of the memory access and error reporting for TrustZone based application based on the definition of Secure Transaction and Non-secure Transaction defined in Figure 2.

Peripherals	Secure Transaction Targeting Secure Peripherals	Secure Transaction Targeting Non-secure Peripherals	Non-secure Transaction Targeting Secure Peripherals	Non-secure Transaction Targeting Non- secure Peripherals
Peripheral configured as S	Allowed.	Not Allowed. Write/Read ignored. TrustZone access error is generated.	Not Allowed. Write/Read ignored. TrustZone access error is generated.	Allowed.
Peripheral configured as NS	Not allowed. Write/Read ignored. TrustZone access error is generated.	Not Allowed. Write/Read ignored. TrustZone access error is generated.	Not Allowed. Write/Read ignored. TrustZone access error is generated.	Allowed.

1.3 Device Lifecycle Management and Debugging

The RA8 Family TrustZone technology enabled MCUs to incorporate an enhanced Device Lifecycle Management System using TrustZone technology features and Renesas Secure IP (<u>RSIP</u>). Device Lifecycle Management is important during TrustZone technology enabled application development, production, and deployment stages.

For the Arm[®] TrustZone[®] technology enabled RA8 Family MCUs, the debug capability is determined by the OEM Authentication Level (AL). The AL levels can be configured in three levels (AL0, AL1, and AL2) to



support TrustZone technology enabled debugging and provide security in development, production, and deployed products:

- AL2: Non-secure and secure debug functions are enabled and accessible from the debugger.
- AL1: Only non-secure debug function is enabled, and the debugger can access only defined non-secure debug accessible regions.
- AL0: No debug functions are available.

Debug level regression is possible through the Device Lifecycle Management system. See the application note R11AN0785 for the corresponding operational flows. For creation, injection, and use of the Device Lifecycle Management keys during development and production stages, see the Application Note R11AN0785.

For Renesas RA TrustZone technology enabled MCUs, DLM usage with J-Link, E2, and E2 Lite debuggers are supported.

1.4 Example TrustZone Use Cases

This application project explains two specific use cases for TrustZone technology and provides an example software project for the IP Protection use case.

For additional attack scenarios where an attacker may attempt to access protected information and how the TrustZone technology for ARMv8-M can prevent them, see Chapter 2, Security of <u>Arm® TrustZone</u> Technology for the Armv8-M Architecture.

1.4.1 Intellectual Property (IP) Protection

IP protection is a common need for proprietary software algorithms and data protection. TrustZone technology provides good hardware isolation for IP protection. TrustZone technology creates separation between two regions: Secure ("trusted") and Non-secure ("non-trusted") code/data. Users who create building blocks for others to integrate can take advantages of the TrustZone technology feature by storing their software IP in the Secure ("trusted") region.

Business Model

Not all software developers create end products. Some create building blocks, such as algorithms, for others to integrate into an end product. One difficulty they face is the protection of their software IP. Their end customers would prefer to receive source code, but source code can easily be copied and redistributed. Even binary libraries are not complete protection, as there are tools that can disassemble binaries to assembly and even C source code.

TrustZone[®] technology enables new business models for these developers in which they can program their algorithms into the secure region of a TrustZone-enabled MCU and sell a value-added MCU, with their IP protected by TrustZone and the Device Lifecycle Management (DLM) system of the RA MCU.

RA MCU Device Lifecycle Management Feature for IP Protection

During development, DLM state regression allows erasing the protected areas of flash (unless permanently locked). This prevents reading of the protected area of the flash and hence protects the IP and eliminates scrappage of devices in case the algorithms need to be modified.

In production, if the algorithm developer would like to retain the potential to debug algorithms with the application in place, they can install DLM Authentical Level keys for the AL0/AL1 to AL2 and AL0 to AL1 transitions.

RA MCU Flash Block Locking Feature for IP Protection

RA MCUs supports temporary and permanent Flash Block Protections. This allows customer IP and Root of Trust to be protected from accidental erasure and alteration.

IP Protection Development, Production and Deployment Flow






Figure 10. IP Protection using Arm® TrustZone®

Designing for IP protection uses the **Split Project Development** model. See section 4.2 for the operational details.

1.4.2 Root of Trust Protection

The Root of Trust (RoT) is a product's security foundation. All higher-level security is built on top of the RoT. The RoT also implements recovery features for higher-level security breaches. When Root of Trust is breached, recovery is not possible and can lead to serious consequences. For IoT applications, Root of Trust may encapsulate authenticated firmware updates and secure internet communication.

To reduce the attack surface, the functionality included in the RoT should be as little as possible. Typical services in the RoT are described in Figure 11.




Figure 11. Root of Trust Protection – Put as Little as Possible in the Secure Region

All other application code and device drivers should be considered for allocation to the Non-secure region. If these other application code and device drivers access sensitive data or include IP algorithms, they can also be allocated to the secure region.

2. Arm[®] TrustZone[®] Application Design Support

This chapter introduces several IDE features that are established to simplify software development when using the TrustZone hardware isolation with support from other MCU hardware components, FSP software, or tooling.

2.1 Renesas Advanced Smart Configurator

Renesas RA Smart Configurator (RASC) is a desktop application that allows the creation of projects for thirdparty IDEs and allows the configuration of the software system (BSP, drivers, TrustZone, RTOS and



middleware) for Renesas RA microcontrollers. The RASC implements a project generator, which allows TrustZone and Non-TrustZone template projects to be conveniently generated.

2.1.1 Using RASC with Renesas e² studio

RASC is natively integrated with Renesas e² studio IDE.

Section 4 explains how to use the Smart Configurator to start TrustZone development.

2.1.2 Using RASC with IAR Embedded Workbench for Arm

Create the initial secure project using RASC and choose IAR Compiler. This process will generate the initial secure project for IAR EWARM. Once the initial IAR EWARM project is generated, user can open this project from the IAR EWARM IDE.

Next, user should follow the <code>rasc_quick_start.html</code> file which is installed under \<RASC installation <code>root>\eclipse\</code>. Refer to <code>rasc_quick_start.html</code> section Adding tools to a third-party IDE to integrate RASC and the Renesas Device Partition Manager (RDPM) into the IAR EWARM IDE.

Once RASC is integrated in IAR EWARM, you can open RASC within the IAR EWARM IDE to further develop the TrustZone based secure and non-secure project application project following the operations explained in section 4.

2.1.3 Using RASC with Arm Keil MDK

The operation of using RASC and the RDPM with Arm Keil MDK to create TrustZone based application is identical to the development process for using RASC with IAR EWARM in terms of the general flow. Section 5.6.2 demonstrated the usage of RASC as well as the RDPM.

2.2 Transitioning from CM State to OEM_PL2 State

There are some prerequisites prior to setting up the MCU TrustZone boundary. From the factory, RA MCUs are delivered to the developer in CM (Chip Manufacturing) or OEM_PL2 lifecycle state. If the MCU is delivered in CM state, the MCU must be transitioned to OEM (Original Equipment Manufacturer) lifecycle state prior to setting up the TrustZone boundary.

Transitioning from CM State to OEM State and setting up the TrustZone boundary can only be achieved using the MCU's boot mode, which can be accessed using an SCI/USB or JTAG/SWD connection. To access the boot mode via SCI boot pin over the JTAG connector, connect the P201/MD and SCI TXD, RXD pin to the JTAG connector. Special debugger firmware has been developed to manage bringing the device up in SCI boot mode to set up the TrustZone boundary (automatically drives MD pin) and then switch back to debug mode as needed.

Hardware design must reference the EK-RA8M1 debug interface design (signals in red) to provide proper connections to support the above functionality.

Pin No.	SWD	JTAG	Serial Programming using SCI
1	VCC	VCC	VCC
2	P210/SWDIO	P210/TMS	NC
4	P211/SWCLK	P211/TCK	P201/MD
	Wired OR with MD	Wired OR with MD	
6	P209/SWO	P209/TDO/TXD9	P209/TXD9
8	P208	P208/TDI/RXD9	P208/RXD9
9	GNDdetect	GNDdetect	GNDdetect
10	nRESET	nRESET	nRESET

Figure 12. Debug Connection to Support TrustZone[®] Design

The operational flow when using this feature differs between e² studio and the EWARM IDE.



2.2.1 Developing with e² studio

When developing with e² studio and using Renesas evaluation kits for TrustZone MCUs, the MCU is automatically transitioned from the CM state to the OEM state when the first secure program is downloaded to the MCU if the above required connection is provided.

2.2.2 Developing with IAR EWARM

When developing with IAR EWARM, transitioning from CM to OEM needs to be performed manually using RDPM or RFP. This is achieved by using the **Initialize device back to factory default** option as shown in Figure 13.

2.2.3 Developing with Keil MDK

When developing with Keil MDK, transitioning from CM to OEM needs to be performed manually using RDPM or RFP. This is achieved by using the **Initialize device back to factory default** option as shown in Figure 13.

2.3 Setting up the TrustZone Boundary

Whether you are using e² studio or a third-party IDE like Keil MDK or IAR EWARM, you can manually set up the TrustZone boundary using RDPM. As shown in Figure 13, the functionalities of the RDPM are under the **Action** area. To set up the TrustZone boundary, select **Set TrustZone secure / non-secure boundaries** and provide the TrustZone region sizes.

	Renesas Device Partition Manager
	At least one action must be selected ■
	Device Family: Renesas RA V
Functionality of RDPM	Read current device information Change debug state Set TrustZone secure / non-secure boundaries Initialize device back to factory default
	Target MCU connection: J-Link Connection Type: SCI
	Emulator Connection: Serial No Serial No/IP Address:
	Debugger supply voltage (V): 0 Connection Speed (bps for SCI, Hz for SWD): 9600
	Debug state to change to: Non-secure Software Development
Used when working with IAR EWARM	Use Renesas Partition Data file
	Code Flash Secure (KB) 5 Code Flash NSC (KB) 27
IDAU region configuration	Data Flash Secure (KB) 0 SRAM Secure (KB) 2
	SRAM NSC (KB) 6
	Browse
	Import Export Run Close

Figure 13. Functionality of RDPM



The RDPM also provides the following functionalities:

- Use **Read current device information** to read out the DLM and TrustZone boundary setup information.
- Use Change device lifecycle management state to transition to a different state.
- Use Initialize device back to factory default to transition the DLM state to OEM_PL2 if the device is in OEM_PL1 or OEM_PL0 state.

When using e² studio, the TrustZone boundary configuration is automatically loaded in the dialog box and there are no additional actions needed to fill in the configuration data.

Pay special attention to the check box for **Use Renesas Partition Data file**. This check box is used when setting up the IDAU region using IAR EWARM. You must use the generated .rpd file to configure the TrustZone boundary. This usage is described in section 5.5. Once an .rpd file is selected, the new IADU region configuration information will be updated automatically based on the .rpd file.

Note: The .rpd filename is stored for future runs. When switching to another project, you must reselect the .rpd file.

The operational flow for using the RDPM differs between e^2 studio, EWARM IDE and Keil MDK, as detailed in the following sections.

2.3.1 Developing with e² studio

When using e² studio, the necessary values to set up the TrustZone[®] memory partition are calculated after the binary code to program into the Secure region is created by building the Secure project. The regions are set up to ensure that they match the code and data sizes and keep the attack surface as small as possible. If the hardware connection mentioned in Figure 12 is provided in the PCB design, there is no need to use the RDPM manually to set up the TrustZone bounary. Setting up the TrustZone boundary when developing with e² studio is a transparent process for most applications.

2.3.2 Developing with IAR EWARM

Unlike e² studio, setting up the TrustZone boundary when developing with IAR EWARM needs to be performed semi-manually using the RDPM. As part of the debug configuration generated when the RASC creates a project for EWARM, there is the invocation of a C-SPY macro file called partition device.mac as shown in Figure 14.



Category: Factory Settings General Options Static Analysis Runtime Checking C/C++ Compiler Assembler Output Converter Custom Build Linker Build Actions Debugger Setup macros Simulator CADI CMSIS DAP E2/E2 Lite GOB Server G+LINK I-jet J-Link/J-Trace Ti Stellaris Nu-Link
PE micro ST-LINK Third-Party Driver TI MSP-FET ~

Figure 14. Debug Configuration for TrustZone Boundary Setup

As part of the debug startup sequence, this file will invoke the RDPM integrated to check the target MCU's TrustZone partition boundaries and compare them against the settings calculated as part of the project build sequence. If a mismatch is found, a dialog is displayed asking you whether to reconfigure the TrustZone boundary. You can then choose to launch the RDPM and set up the TrustZone boundary.

Target device needs TrustZone partition sizes to be changed before debug session can be started. Launch the Renesas Device Partition Manager tool? Yes No	Target	Device Partitioning ×
	?	Target device needs TrustZone partition sizes to be changed before debug session can be started.
Yes No		Launch the Renesas Device Partition Manager tool?
		Yes No

Figure 15. Prompt to Launch the RDPM

2.3.3 Developing with Keil MDK

Unlike e² studio, setting up the TrustZone boundary when developing with Keil MDK needs to be performed manually using the RDPM. The walk through of setting up the TrustZone boundary when working with Keil MDK is demonstrated in section 5.6.1.

3. General Considerations in TrustZone[®] Application Design

3.1 Non-secure Callable Modules

Some driver and middleware stacks in the Secure project may need to be accessed by the Non-secure partition. To enable generation of NSC veneers, set **Non-secure Callable** from the right-click context menu for the selected modules in the Configurator.

Note: It is only possible to configure top of stacks as NSC.






Figure 16. Generate NSC Veneers

3.2 Guard Function for Non-secure Callables

Access to NSC drivers from a Non-secure project is possible through the Guard APIs. The FSP automatically generates guard functions for all the top of stack/driver APIs configured in the Secure project as Non-secure Callable.

Some best practices and guidelines for using the guard functions are listed as follows:

3.2.1 Limit Access to Selected Configurations and Controls

The default guard functions generated ignore p_ctrl and p_cfg arguments sent in from NS side. Instead, the guard function provides static Secure region instances of these data structures based on the module Instance.

Figure 17. Example Guard Function

3.2.2 Test for Non-secure Buffer Locations

- If the Non-secure region is providing input (such as by calling the write () function with data buffer), then the guard functions should check that data buffer is entirely within an NS area.
- If the Non-secure region is providing a pointer to store output (such as by calling the read () function with a pointer of where to store), then the guard functions should check that the data buffer is entirely within a NS area.

See section 3.5.1 for examples of using the CMSE library to handle this requirement.

3.2.3 Handle Non-secure Data Input Structure as Volatile

If a Non-secure region is providing a data structure as input (for example, a typedef'd structure with 3 members), then guard functions should make a copy of the data structure in the Secure region before passing to the Secure function. This is done because Non-secure data structure should be seen as volatile, and the Non-secure region could alter contents after invoking the NSC function.

See section 3.5.2 for an example of how to handle this requirement.



3.2.4 Limit the Number of Arguments in an NSC Function

The compiler uses registers R0 to R3 to pass parameters and return values. Registers R4 to R12 are used during function execution. The called function restores registers R4 to R12. Therefore, if an NSC API is being used for a Secure function with more than 4 arguments, the guard function should define a function with a different prototype that will be a funnel to handle all of the arguments. The new function prototype should take a data structure that has members to cover all parameters in the Secure function. This means that Non-secure code will need to put the function arguments into the structure. The guard function will then expand the data structure into separate arguments and pass them to the Secure function.

Figure 18 shows an FSP example for funneling the 5 arguments from the R_SPI_WriteRead function to 4 arguments in the NSC API guard function.




Figure 18. Handling Secure Functions with More than 4 Arguments

3.3 Creating User-Defined Non-secure Callable Functions

For IP protection purposes, you can create a customized NSC API in the Secure project to expose only the top-level control of your algorithms and store the IP in the Secure Arm[®] TrustZone[®] region. Precautions mentioned previously should be exercised during the creation of the user-defined NSC API.

Steps to create a customized NSC API are:

- 1. Create the Non-secure Callable custom function by declaring the function with BSP CMSE NONSECURE ENTRY.
- 2. Create a header file that includes all the customized NSC function prototypes, for example, my nsc api.h.
- 3. Include the path to the NSC header using the Build Variable as shown in Figure 19.
- 4. Compile the Secure project to create the Secure bundle. The NSC header will be automatically extracted in the Non-secure project for use.



type filter text	Build Variables			< → → * 8
 Resource Builders C/C++ Build Build Variables Environment 	Configuration: Rel	ease [Active]	✓ Manage Configurations
Logging Settings	Name	Туре	Value	Add
Tool Chain Editor	UserNscApiFiles	File List	"\${workspace_loc:/bare_metal_minimum_s/src/my_nsc_api.h}"	Edit
 MCU Project Natures Project References Renesas QE Run/Debug Settings Task Tags Validation 				Delete
?		E only variabl	es, which can be used for string substitution when defining external builder co rameter in form of S{VAR}, internal builder may use them directly.	nfiguration, such as environment Restore Defaults Apply

Figure 19. Link User-Defined Non-secure Callable API Header File

3.4 RTOS Support

Renesas tooling and the FSP support Non-secure partition RTOS integration with Secure region access through Non-secure callable APIs. Secure projects can use the **Secure TrustZone Support – Minimum** project type to add the Arm TrustZone Context RA port. For operation details, see section 4.1.1, Step 3 for Secure Project handling and section 4.1.2, Step 5 Non-secure Project Handling.

3.5 Writing TrustZone Technology Enabled Software

Security design using TrustZone technology has some specific challenges that secure developers should bear in mind and take corresponding actions when writing the secure application software.

This section provides several guidelines that secure software developers should consider following in order to avoid Secure information leakage to the Non-secure region.

3.5.1 Benefitting from CMSE Functions to Enhance System Level Security

This subsection discusses how to benefit from the CMSE library to improve the secure software design. Some examples of the CMSE functions are:

- cmse_check_address_range: For example, this function can be used to confirm the address range is entirely in the Non-secure region.
- cmse_check_pointed_object: For example, this function can be used to confirm the memory
 pointed to by the pointer is entirely in the Non-secure region.



Figure 20. Non-secure Buffer Address Range Check

3.5.2 Avoid Asynchronous Modifications to Currently Processed Data

An example of handling is shown in Figure 21. When the pointer p points to Non-secure memory, it is possible for its value to change after the memory accesses used to perform the array bounds check, but before the memory access is used to index the array. Such an asynchronous change to Non-secure memory would render this array bounds check useless.

```
int array[N];
void foo(volatile int *p)
{
    int i = *p;
    if (i >= 0 && i < N) { array[i] = 0; }
}</pre>
```

Figure 21. Treat Non-secure Data as Volatile in Secure Code

3.5.3 Utilize the Armv8-M Stack Pointer Stack Limit Feature

The Armv8-M architecture introduces stack limit registers that trigger an exception on a stack overflow.

CM23 with Arm® TrustZone® technology has two stack limit registers in the Secure state:

- Stack Limit Register for Main Stack: MSPLIM_S
- Stack Limit Register for Process Stack: PSPLIM_S

CM33 and CM85 with TrustZone technology has two stack limit registers in the Secure state and two stack limit registers in the Non-secure state:

- Stack Limit Register for Main Stack in Secure state: MSPLIM_S
- Stack Limit Register for Process Stack in Secure state: PSPLIM_S
- Stack Limit Register for Main Stack in Non-secure state: MSPLIM_NS
- Stack Limit Register for Process Stack in Non-secure state: PSPLIM_NS

Users can implement customized fault handlers to catch the stack limit overflow error.

Refer to <u>Arm[®]v8-M Architecture Reference Manual</u> section The Armv8-M Architecture Profile for more information on the functionality of the stack limit registers.

4. Using Renesas RA Project Generator for TrustZone Development

The RASC is designed for TrustZone technology based applications. It provides ease of use based on the following implementation features from the tools and FSP point of view:

- RA Project Generator guides you through the TrustZone project creation process.
- TrustZone boundary setup during Secure program download, calculated automatically based on the Secure project. See section 2.1 for more details.
- The FSP provides a quick and versatile way to build secure connected IoT devices using Renesas RA MCUs.
- Note: FSP version information is removed from the following screen captures because these instructions apply to all FSP versions 5.4.0 or later.



RA Project Generator

The RA Project Generator provides three project types to create the initial template projects for developing with Arm[®] TrustZone[®] technology enabled MCUs:

- A Secure Project and Non-secure Project Type pair which work with the Secure and Non-secure partitions respectively.
- A Flat Project with which an application can be developed with no TrustZone partition awareness.
- Whether developing with a TrustZone enabled project or with a Flat project, the MCU needs to transit from the CM state to the OEM state prior to proceeding with the development.




Figure 22. RA Project Generator

For RA TrustZone technology enabled MCUs, there are two development models:

- Combined Project Development
 - Secure and Non-secure applications are developed by one trusted team.
- Split Project Development
 - Secure and Non-secure applications are developed by two different teams.
 - The Non-secure application team does not have direct access to Secure partition assets. Access to Secure partition is only possible via Non-secure Callable APIs.

The design process based on each of these two development models are introduced in the subsequent subsections. The design process based on the Flat Project type is introduced in section 4.3.



4.1 Combined Project Development

With the Combined Project Development Model, Secure and Non-secure projects are developed by a single trusted team. A Secure project must reside in the same workspace as the Non-secure project and is typically used when a design engineer has access to both the Secure and Non-secure project sources.

In addition, a Secure .elf file is referenced and included in the debug configuration for Debug build for download to the target device. The development engineer has visibility of Secure and Non-secure project source code and configuration.

4.1.1 Developing the Secure Project

Most peripherals and IO defined in the Secure project are configured as Secure with the exceptions of Clock, QSPI, OSPI, and the CS Area. These peripherals can be used in the Secure project and be configured as Non-secure.

The major IDE operational steps in developing the Secure project are explained in the following steps.

Step 1: Create a new project using the RA Project Generator template.

Renesas RA MCU tooling provides several project templates to help kickstart development.

Figure 23 to Figure 27 show some common steps when creating a new project with e² studio regardless of whether Secure or Non-secure projects are to be created with either the Split Project Development Model or Combined Project Development Model.

- This step will be referenced in the context of Non-secure Project Development for the Combined Project Development Model.
- This step will be referenced in context of Secure and Non-secure Project Development for the Split Project Development Model.




Figure 23. Create New Project




Figure 24. Select "Renesas RA C/C++ Project"



Click **Finish**, then provide the Secure project name. It is helpful to attach "_s" (for Secure") and "_ns" (for Non-secure) to the end of the project name as a reminder of the security nature of this project.

	++ Project			×
Project Name ar	d Location			4
Project name				
bare_metal_m	inimum_s			
🗹 Use defau	t location			
Location: C:	IOTSG-2858\new_ws\bare_metal_minimum	_s	Brows	e
Cho	ose file system: default \sim			
You can downlo	ad more Renesas packs here			

Figure 25. Define the Name of the Secure Project

Click Next, then select the EK-RA8M1 BSP.

Board:	EK-RA8M1	×		a second s
Device:	EK-RA6E2	^		kit user's manual, quick start guide, errata, design
Device.	EK-RA6M1		package, exampl	e projects, etc.
Core:	EK-RA6M2	\sim		
	EK-RA6M3		Device Details	
Language:	EK-RA6M3G		TrustZone	Yes
	EK-RA6M4		Pins	224
	EK-RA6M5		Processor	Cortex-M85
	EK-RA8D1		110003301	
	EK-RA8M1			

Figure 26. Select the BSP

Note: By default, the BSP functionality with regard to security control is only enabled in the Secure project. Once the BSP is selected, click **Next** to view the summary for the hardware setup page.

Board: Device: Core: Language:	EK-RA8M1 R7FA8M1AHECBD CM85 ©C C++		RA8M1 MCU Group it user's manual, quick start guide, errata, design e projects, etc. Yes 224 Cortex-M85
	lded Toolchain for Arm n for Arm - (9.x)	Debugger J-Link ARM	~
?	1	< <u>B</u> ack	Next > Einish Cancel

Figure 27. Review the Configurations Prior to Proceeding to Next Step

Click **Next** and proceed to the following steps.



Note: Step 2 to Step 7 below are common for the Split Project Development Model and Combined Project Development Model. These steps are referred to in context of the Secure Project development for the Split Project Development Model.

Step 2: Choose the TrustZone Secure Project as the Project Type.

Choose TrutZone Secure Project as the project type and take a moment to read the description on this project type. All peripherals initialized in this project will be assumed to have the Secure attribute with the exceptions indicated in

Table 4 as **Always Non-secure**. All code and data placed in this project will be initialized as Secure by the FSP BSP and control will be passed to Non-secure project reset handler at the end of the Secure project execution.




Figure 28. Choose the Secure Project Type

Click Next and choose the Project Template.

Step 3: Choose the project template.

As shown in Figure 29, there are two Secure project templates. You can choose which template to use based on whether an RTOS is used in the Non-secure project.

• Bare Metal – Minimal

Secure project with MCU Initialization function with support on transitioning to Non-secure partition. This application note uses the **Bare Metal – Minimal** project template as example to explain the general steps creating a secure project.


- TrustZone Secure RTOS Minimal
 - Secure projects will add the required RTOS context in the Secure region for the Thread that needs to access the NSC APIs in an RTOS enabled project. When this project type is selected, the Arm TrustZone Context RA Port will be added as shown in Figure 30.
 - The RTOS kernel and user tasks will reside in the Non-secure partition.



enesas RA C/C++ Project		
Project Template Selection		
Project Template Selection		
Bare Metal - Minimal		^
Bare metal FSP project that inclu	ides BSP. This project will initialize clocks, pins, stacks, and the C runtir	ne environment.
	nimal project with support for Non-secure RTOS	
Non-secure application to call Se	with Non-secure callable RTOS context functions that will allow thread ecure services. This is not support for using an RTOS in a Secure project	. Without these
	ould be issues if a context switch occurs while a thread in the Non-secu will support any RTOS as long as the RTOS uses the CMSIS TrustZone Co	
Management API. This project w	ill initialize the MCU using the BSP.	~
Code Generation Settings		
Code Generation Settings		
2		
2		

Figure 29. Choose the Project Template

📴 Renesas RA C/C++ Project — 🗆 🗙	
lenesas RA C/C++ Project	
Project Template Selection	
Project Template Selection	
Bare Metal - Minimal Bare metal FSP project that includes BSP. This project will initialize clocks, pins, stacks, and the C runtime environment. TrustZone Secure - Minimal project with support for Non-secure RTOS TrustZone Secure - Minimal project with support for Non-secure RTOS TrustZone Secure - Minimal project with support for Non-secure RTOS TrustZone Secure - Minimal project with support for Non-secure RTOS TrustZone Secure - Minimal project with support for Non-secure RTOS TrustZone Secure - Minimal support for using an RTOS in a Secure project. Without these RTOS context functions, there could be susue if a context awich occurs while a thread in the Non-secure application is executing a Secure revive. This will support any RTOS is long as the RTOS in StruZzone Context	HAL/Common Stacks
Management API. This project will initialize the MCU using the BSP.	
Code General	Gioport I/O Port Driver on r_ioport
(2) < Back Next> Finish Cancel	



Click Finish to allow the Project Generator to populate the project template.

Notes on Clock Control

The clock is initialized in the Secure project to allow faster start up. By default, the FSP sets all the security attributes of the Clock Generation Circuit (CGC) to be Non-secure as shown in Figure 31. Therefore, both Secure and Non-secure projects can change the clock setting.

Users have the option to set all the security attributes of CGC as Secure, thus the Non-secure project developer cannot override the secure project setting as shown in Figure 32.



		🔒 Security 🖾 Restore Defaults	
→ Clock Src: PLL1P		$\sim \rightarrow$ CPL Sets whether the clock circuit is	secure or non-secure (currently secure; override disabled)
	>ICLK Div /2	→ ICLK 240MHz	RENESAS
Details on the Lock	k Icon		
Not Locked Security	Locked Security		



	Generate Project Conter
	🔒 Security 🗔 Restore Defau
Clock Src: PLL1P	
	>ICLK Div /2 ··· ICLK 240MHz
	> PCLKA Div /4
	→ PCLKB Div /8 → PCLKB 60MHz
	→ PCLKC Div /8 → PCLKC 60MHz
	→ PCLKD Div /4 → PCLKD 120MHz

Figure 32. Non-secure Project Clock control "Override and Restore Default" Disabled

Step 4: Generate Project Content and compile the project template.

Double click <code>Configuration.xml</code> to open the configurator. Click Generate Project Content as shown in Figure 33Figure 33. .

[bare_metal_minimal_s] FSP Configuratio Stacks Configuration	n 🛛	Generate Project Content
Threads Chemove Memove Memove Memove New Object > Remove Summary BSP Clocks Pins Interrupts Eve	g_ioport I/O Port Driver on r_ioport	ck > 🐣 Extend Stack > 🔬 Remove

Figure 33. Generate Project Content

Right-click on the project and select **Build Project**.




Proj g	ect Renesa					🕼 🛞 🗸	≪ - [
₽ 4	L 🕺 🖌 🐔		_	iration	~~		
e	New Go Into	New Window	Alt+Shift+W >		HAL/Common S		4 N
[[[]	Paste		Ctrl+C Ctrl+V Delete		Driver on	r_ioport	
g	Source Move Rename		> F2	Event	t Links Stacks	Components	
	Export Export F	SP Project SP User Pack	mental Build of Select				

Figure 34. Compile the Template Project

Note: By default, the GPIO driver to control the Secure GPIO pins is included in the template. You can remove the GPIO driver, if is not needed, to reduce the project footprint.

Figure 35 is an example of the compilation result based on Bare-Metal Minimum project template.





Step 5: Review the initial Secure bundle generated.

After successful compilation, the Secure bundle <project_name>.sbd is generated as shown in Figure 36.




Figure 36. Secure Bundle Generated

Step 6: Develop the Secure application.

During the product development, it is likely that you will go through the following steps iteratively prior to completing development:



- Add Needed FSP Modules:
 - Define NSC Modules if needed. See Section 3.1 for details.
 - Note: Ethernet cannot be used in the Secure Project. It is only available in the Non-secure Project.
- Create user-defined Non-secure Callable Functions if needed. See section 3.3 for details.
- Develop the Secure applications:
 - Design the code flow such that the Secure applications that are not Non-secure Callable are executed prior to starting the Non-secure project execution: prior to function call
 R BSP NonSecureEnter();
- Recompile and test the application.

Step 7: Debug the Secure project in isolation.

With the Combined Project Development Model, the Secure project is typically not debugged in isolation from the Non-secure project. To debug a Secure project on its own, you can use the following options:

- Prepare a "dummy/test" Non-secure project. This approach offers the benefits of allowing the Non-secure Callable APIs to be debugged in the test Non-secure project.
- Replace R_BSP_NonSecureEnter(); with while(1); in hal_entry.c and debug the Secure project by itself. Be sure to restore the R_BSP_NonSecureEnter(); after debugging the Secure project prior to provisioning the Secure project to the MCU.

Step 8: Debug the Secure project with the Non-secure project.

For the Combined Project Development Model, Secure and Non-secure project development can be debugged in one workspace. Debugging the Secure project typically does not happen in an isolated manner for the Combined Project Development Model. See Section 4.1.2, Step 7 for operational details.

4.1.2 Developing the Non-secure Project

Once the Secure template project is established and compiled, you can start the Non-secure template project creation in the same workspace where the Secure project resides.

Step 1: Follow Step 1 in section 4.1.1 to start a new Non-secure project.

It is helpful to attach "_ns" to the end of the project name as a reminder of the security configuration of this project.

Step 2: Choose Non-secure project as the Project Type.




Figure 37. Choose Non-secure Project as Project Type



Step 3: Establish linkage to the Secure project which resides in the same e² studio workspace.

Click the down arrow and select the secure project **bare_metal_minimum_s** created in section 4.1.1.

Note: The Secure project must exist in the same workspace AND be open for it to be referenced in the selection box. The Secure project must also be built to create the information used to set up the Non-secure project.

Preceding Project/Smart Bundle Details Preceding Project/Smart Bundle Details FSP version 5.4.0 FSP version 5.4.0 Toolchain GNU ARM Embedded Toolchain S.4.0 Toolchain E.4.0 Toolchain S.4.0 Toolchain S.4.0 Toolchain E.4.0 Toolchain E.4.4.0 Toolchain E.4.4.0	Choose this option if Secure Software Debu	ou have access to the preceding TrustZone Secure Project source code. A debug configuration
Secure Software Debig (SSD) state will be generated and both secure and non-secure images will be down the target device. Should you wish to test Non-Secure Software Debug (NSECSD) state, use the Reneasa De Manager to change the Device Lifecycle state as needed. O Smart Bundle: Resolved location: Workspace. File System. Non-Secure Software Debug (NSECSD) state, use the Reneasa De Bundle file (*sbd) should be obtained from the TrutZone Secure Project developer. A debug configuration Non-Secure Software Debug (NSECSD) state will be generated and only the non-secure code image will be downloaded to the target device. Preceding Project/Smart Bundle Details FSP version 54.0 Toolchain GNU ARM Embedded Toolchain 13.2.1.arm-13-7	Secure Software Debu	
Workspace File System N Choose this option if you only have access to a pre-programmed device containing TrustZone secure code. Bundle file (*sbd) should be obtained from the TrustZone Secure Project developer. A debug configuration Non-Secure Software Debug (NSECSD) state will be generated and only the non-secure code image will be downloaded to the target device. Preceding Project/Smart Bundle Details FSP version FSP version 54.0 Toolchain GNU ARM Embedded Toolchain 13.2.1.arm-13-7	Manager to change th	Id you wish to test Non-Secure Software Debug (NSECSD) state, use the Renesas Device Part
Choose this option if you only have access to a pre-programmed device containing TrustZone secure code. Bundle file (*,sbd) should be obtained from the TrustZone Secure Project developer. A debug configuration Non-Secure Software Debug (NSECSD) state will be generated and only the non-secure code image will be downloaded to the target device. Preceding Project/Smart Bundle Details FSP version 5.4.0 Toolchain GNU ARM Embedded Toolchain 13.2.1.arm-13-7	Resolved location:	
Bundle file (*sbd) should be obtained from the TrustZone Secure Project developer. A debug configuration Non-Secure Software Debug (NSECSD) state will be generated and only the non-secure code image will be downloaded to the target device. Preceding Project/Smart Bundle Details FSP version 5.4.0 Toolchain GNU ARM Embedded Toolchain 13.2.1.arm-13-7		Workspace File System Variables
FSP version 5.4.0 Toolchain GNU ARM Embedded Toolchain version 13.2.1.arm-13-7	Bundle file (*.sbd) sho Non-Secure Software	Id be obtained from the TrustZone Secure Project developer. A debug configuration for Debug (NSECSD) state will be generated and only the non-secure code image will be
Toolchain GNU ARM Embedded Toolchain version 13.2.1.arm-13-7	eceding Project/Smart Bundle Details	
Toolchain version 13.2.1.arm-13-7	SP version	5.4.0
Board EK-RA8M1		
Device R7FA8M1AHECBD		
Core CM85		
Zones CM85_5		
	ore ones	CM85_S
		CM85_S
		CM85_S

Figure 38. Establish Linkage to the Secure Project

Click Next to proceed.

Step 4: Follow the prompt as shown below to choose whether the Non-secure project will have RTOS support.

Build Artifact and RTOS Selection Build Artifact Selection Executable Project builds to an executable file Project builds to a static library file Executable Using an RA Static Library Project uses an existing RA static library project RTOS Selection No RTOS NO	Renesas RA C/C++ Project	
Executable Project builds to an executable file Static Library Project builds to a static library file Executable Using an RA Static Library Project builds to a executable file	Build Artifact and RTOS Selection	
Project builds to an executable file Static Library Project builds to a static library file Executable Using an RA Static Library Project builds to an executable file	Build Artifact Selection	RTOS Selection
Static Library Project builds to a static library file Executable Using an RA Static Library Project builds to an executable file		
Project builds to a static Library Project builds to a static Library Project builds to an executable file		
 Project builds to an executable file 		
	 Project builds to an executable file 	

Figure 39. Choose Whether to Use FreeRTOS in the Non-secure Project

Click Next to proceed.



Step 5: Select the project template to finish creating the Non-secure template project.

If FreeRTOS is selected, the Project Generator provides the following two project templates. Choose the
project template based on the application needs. An example for FreeRTOS is shown as follows. Azure
RTOS has similar options.




Figure 40. Template Options for FreeRTOS Enabled Projects

Note: If FreeRTOS is selected and there is access to NSC functions from a Thread in the Non-secure project, it is necessary to enable **Allocate secure context for this thread** in the configurator for that Thread.

Symbol new_thread0 Name New Thread Stack size (bytes) 1024 Priority 1 Thread Context NULL Memory Allocation Static Allocate Secure Context Enable	✓ Thread		
Name New Thread Stack size (bytes) 1024 Priority 1 Thread Context NULL Memory Allocation Static		new thread0)
Priority 1 Thread Context NULL Memory Allocation Static		_	
Thread Context NULL Memory Allocation Static	Stack size (bytes)	1024	
Memory Allocation Static	Priority	1	
Allocate Secure Context Enable			
	Allocate Secure Cont	ntext Enable	

Figure 41. Enable Secure Context Allocation

- If No RTOS is selected, the Project Generator provides the following two project templates.
- Note: The **No RTOS** selection must be selected if a new RTOS other than FreeRTOS is to be integrated in the Non-secure project.



Renesas RA C/C++ Pro	oject				
Project Template Selection	on				
Project Template Selecti	ion				
Bare me	Metal - Blinky etal FSP project that includes untime environment.	BSP and will blink LEDs if	available. This project will	initialize clocks, pins,	stacks, and
	Metal - Minimal	BSP. This project will initia	ilize clocks, pins, stacks, a	nd the C runtime envi	ronment.
Code Generation Setting	qs				
Use Renesas Code Fo	ormatter				

Figure 42. Template Options for Non-FreeRTOS usage

- Click **Finish** to create the corresponding template project.
- Note: Even though there are security properties allowed for configuration in the BSP **Properties** page, they are not being enabled with the current IDE support. The following attributes cannot be configured from the Non-secure project:

EK-RA8	M1	
Settings	Property	Value
	> R7FA8M1AHECBD	
	> RA8M1	
	✓ RA8M1 Family	
	✓ Security	
	> Exceptions	
	> SRAM Accessibility	
	> BUS Accessibility	
	System Reset Request Accessibility	Secure State
	System Reset Status Accessibility	Both Secure and Non-Secure State
	Battery Backup Accessibility	Both Secure and Non-Secure State
	Flash Bank Select Accessibility	Both Secure and Non-Secure State
	Uninitialized Non-Secure Application Fallback	Enable Uninitialized Non-Secure Application Fallback
	✓ OFS0 register settings	
	> Independent WDT	
	> WDT0	
	> OFS1_SEL register settings	
	✓ OFS1 register settings	
	Voltage Detection 0 Circuit Start	Voltage monitor 0 reset is disabled after reset
	Voltage Detection 0 Level	1.60 V
	Voltage Detection 0 Low Power Consumption	Voltage monitor 0 Low Power Consumption Disabled
	HOCO Oscillation Enable	HOCO oscillation is disabled after reset
	WDT/IWDT Software Debug Control	Disabled (WDT and IWDT continue operating while the CPU is in the debug state)
	Tightly Coupled Memory (TCM)/Cache ECC	Disable ECC function for TCM and Cache
	> OFS2 register settings	
	 Block Protection Settings (BPS) 	
	> BPS0	
	> BPS1	
	> BPS2	
	> BPS3	
	 Permanent Block Protection Settings (PBPS) 	
	> PBPS0	
	> PBPS1	
	> PBPS2	
	> PBPS3	
	> First Stage Bootloader (FSBL)	
	> Clocks	
	> Cache settings	
	Enable inline BSP IRQ functions	Enabled
	Dual Bank Mode	Disabled

Figure 43. Attributes That Are Not Configurable from a Non-secure Project



• By default, the Non-secure project BSP can reconfigure the MCU clock. Refer to Notes on Clock Control.

Step 6: Follow Instructions from Step 1, Section 4.1.1 to Generate Project Content and compile the Non-secure project.

Notice that both the Secure project <code>bare_metal_minimun_s</code> and <code>bare_metal_minimum_ns</code> reside in the same workspace.




Figure 44. Compile the Non-secure Project (No RTOS, Bare-Metal Minimum)

Step 7: Debug both the Secure and Non-secure projects.

As shown in Figure 45, the debug configuration of the Non-secure project programs both the Secure and Non-secure .elf files to the MCU by default to allow a unified debug session of both the Secure and Non-secure projects.

Notice that <project_name> <build_configuration>_SSD.launch is generated, as debugging both Secure and Non-secure projects are performed in device lifecycle state OEM_PL2.

Debug Configurations							×
reate, manage, and run configurations						Ŕ	5
Image: Second system Image: Second system	Name: bare_metal_minimal_ns [Main * Debugger stands Initialization Commands Reset and Delay (seconds): Halt	rtup 🦻 Source 🔲 C	iommon			· · · · · · · · · · · · · · · · · · ·	
bare_metal_minimal_ns Debug_SSD bare_metal_minimal_s Debug Renesas Simulator Debugging (RX, RL78)	Load image and symbols Filename I bare_metal_minimal_s.el Program Binary [bare_m	5 7	Offset (hex) 0 0	On connect Yes Yes	Revert	Add Edit Remove	,
					Debug	Close	e

Figure 45. Debug Both the Secure and Non-secure Projects



Note: The Secure project must be built each time it is changed to ensure that the connection to the Non-Secure project is maintained. When the Secure bundle changes, there will be a popup window asking you to take the latest Secure bundle. Click **Yes**, then recompile the Non-secure project so that the updated <project_name>.sbd will be used.




Figure 46. Secure Bundle Update Notification

Tips on Ensuring Synchronization between Secure and Non-secure Project

To avoid accidental updates from the Secure Project being missed, you can also define the Secure project as a reference to the Non-secure project so that compiling the Non-secure project will automatically trigger a compilation to the Secure project.

Open the **Properties** page of the Non-secure project, click **Project References** and choose the corresponding Secure project as the Reference project. Once this is set up, compiling the Non-secure project will always trigger the Secure project to be recompiled.

type filter text	Project References 🗘 🕆 🖒 🔻	000
 Resource Builders C/C++ Build Build Variables Environment Logging Settings Tool Chain Editor C/C++ General Project Natures Project References Renesas QE Run/Debug Settings Task Tags 	 Projects may refer to other projects in the workspace. Use this page to specify what other projects are referenced by the project. Project references for 'bare_metal_minimal_ns': Image: Specify the project of the project o	^
 (?) 	Apply and Close Cancel	

Figure 47. Create Project Reference

4.1.3 **Production Flow Overview**

This step is for production flow; it is not a step needed during development. Once both Secure and Nonsecure project development is finished, you can send the following information to the production line for the MCU to be provisioned prior to selling:

- Secure binary
- Non-secure binary
- TrustZone Boundary configuration

Refer to section 6.2 to program the Secure binary and section 6.3 to program the Non-secure binary and transition the MCU state to one of the following device lifecycle states:

 LCK_BOOT (LoCKed BOOT interface): The debug interface and the serial programming interface are permanently disabled.



4.2 Split Project Development

Characteristics of the Split Project Development Model include:

- The Secure project and Non-secure projects are developed separately by two different teams.
- The Secure project will be developed first by the IP provider. The IP provider creates a Secure bundle.
- The Secure bundle is pre-programmed on the device prior to the Non-secure developer starting their development. Only the Non-secure project and Non-secure partition are visible to the Non-secure developer.

4.2.1 Developing the Secure Bundle and Provisioning the MCU

Developing the Secure project using the Split Project Development Model is very similar to the Combined Project Development Model. However, several key differences are explained in this section.

Step 1: Follow Step 1 to Step 6 from Section 4.1.1 to establish the Secure template project and create the applications.

Debugging the Secure project with the Split Project Development Model will not happen with the Non-secure project for the product. As explained in Step 7, section 4.1.1, you can create a dummy Non-secure project for the purpose of Secure project testing, for example to test the Non-secure callable APIs.

Step 2: Provision the MCU with the Secure project and change the device lifecycle state to OEM_PL1.

A major difference between Split Project Development and Combined Project Development is that the Secure binary associated with the Secure bundle needs to be provisioned to the MCU prior to the Non-secure project development for the Split Project Development. The Secure bundle contains the Secure project IP in binary format and the NSC API interface from Secure project. In addition, the MCU device lifecycle state needs to transition from OEM_PL2 to OEM_PL1 to protect the Secure content.

4.2.2 Limitations and Workarounds for Developing in OEM_PL1 State

There is a limitation with the current version of the tools in that a dummy Non-secure project must be provisioned on the device in addition to the Secure binary prior to changing the MCU device lifecycle from OEM_PL2 to OEM_PL1 with the Split Project Development Model. This is necessary to allow the Non-secure development to resume in the OEM_PL1 state.

- In the development stage, follow the Combined Project Development Model to prepare a dummy Nonsecure project paired with the intended Secure project. Program the Secure binary and the dummy Nonsecure binary first and then change the device lifecycle state to OEM_PL1.
- In the production stage, send the following items to the production team:
 - Secure binary
 - TrustZone boundary information

RFP will be used to program the Secure binary and set up the TrustZone boundary. See section 6.2 for the operational details.

- Note that the Secure developer also needs to provide the Secure bundle (<project_name>.sbd) to the Non-secure developer to allow Non-secure project to proceed to development.
- See Figure 48 for details on the general flow to support Non-secure project development in the NSECSD state.

4.2.3 Developing the Non-secure Project in OEM_PL1 State

Developing a Non-secure project using the Split Project Development Model has some key differences compared with the Combined Project Development Model.

For the Split Project Development Model, the Non-secure application developer receives the MCU in the OEM_PL1 state. As mentioned towards the end of last section, special handling is needed to enable development in the OEM_PL1 state. Figure 48 is a summary of the general flow for developing in the OEM_PL1 state.






Figure 48. Development Flow for Developing in OEM_PL1 State

Once the Non-secure developers receive the MCU provisioned with the Secure binary, TrustZone boundary, and the Non-secure dummy binary in the OEM_PL1 state, they can use the following steps to proceed to the Non-secure project development:

- Follow step 1 and step 2 in section 4.1.2 to start Non-secure project development. Typically, the Non-secure project will be created in a different workspace from the Secure project as the Secure project source file and .elf file will not be available for the Non-secure developer.
- 2. When the Secure Bundle Selection window opens, choose the secure bundle obtained from the Secure developer.

This step is a key difference between Combined Project Development and Split Project Development process.

The Secure Bundle contains the following information to allow Non-secure project development:

- MCU startup code
- TrustZone boundary configuration information
- Details of locked Secure peripherals configuration settings
- User-defined Non-secure Callable API interface header file (refer to section 3.3)

O Preceding Project:		
Choose this option if you have access to the preceding TrustZone Secure Project sour Secure Software Debug (SSD) state will be generated and both secure and non-secur the target device. Should you wish to test Non-Secure Software Debug (NSECSD) sta Manager to change the Device Lifecycle state as needed.	e images will be	downloaded to
Smart Bundle: K_2024\fsp_v5.0.0\porting\app_trustzone\release_5.4.0\ws_1\bare_metal_minimal_s\	Debu <mark>g\bare_met</mark>	al_minimal_s.sbd
Resolved location:		
Workspace	File System	Variables
Preceding Project/Smart Bundle Details FSP version 5.4.0		
Toolchain GNU ARM Embedded		
Toolchain GNU ARM Embedded Toolchain version 13.2.1.arm-13-7		
Toolchain GNU ARM Embedded Toolchain version 13.2.1.arm-13-7 Board EK-RA8M1		
Toolchain GNU ARM Embedded Toolchain version 13.2.1.arm-13-7 Board EK-RA8M1 Device R7FA8M1AHECBD		
Toolchain GNU ARM Embedded Toolchain version 13.2.1.arm-13-7 Board EK-RA8M1 Device R7FA8M1AHECBD Core CM85		
Toolchain GNU ARM Embedded Toolchain version 13.2.1.arm-13-7 Board EK-RA8M1 Device R7FA8M1AHECBD Core CM85		

Figure 49. Create Linkage to Secure Bundle



Note: The Secure Bundle is linked in with an absolute path. Verify the Secure Bundle linkage whenever the folder location of the <project_name>.sbd changes.

Follow the prompts to define RTOS usage and select the template project. Once the project is generated, double click configuration.xml to open the smart configurator. Click Generate Project Content and compile the project.




Figure 50. Compilation Result of Non RTOS Bare-Metal Minimum Non-secure Project Template

Notice that <project_name> <build_configuration>_NSECSD.launch is generated as the development is carried out in the OEM_PL1 state.

4.2.3.1 Debug the Non-secure Project

Prior to debugging the Non-secure project, ensure that the Secure binary as well as the dummy Non-secure binary are programmed on the MCU.

During Non-secure project debugging, only the Non-secure .elf file will be downloaded. There is only the Non-secure project visible in the workspace for the Non-secure developer as opposed to both Secure and Non-secure projects being visible with the Combined Project Development.



Project Eplorer 32 Project Eplorer 32 New Go Into Implemental minimum, ndj ESP Configurations Sternards New Go Into Implemental minimum, ndj ESP Configurations Sternards New Go Into Implemental minimum, ndj ESP Configurations Sternards Show In Alte-Shift-W Store Paste Cuti-V Paste Cuti-V Store Source Razaman. F2 Mov- Razaman. F2 Mov- Store Store Baild Project Store Store Store Store Store Baild Project Store Store Store Store Store Store Store Store	🗞 🗱 🔳 🗸 No	Launch Configurations	√ on:	- 🔅 🖻 - 🗐 🕼 📎 -	
Very metal_minimum_ns (Debug]					
Go into Correl Correl <th>Project Explorer 😒</th> <th></th> <th>n 🔩 🖓 🖇 🗖 🗖</th> <th>(bare_metal_minimum_ns) FSP Confi</th> <th></th>	Project Explorer 😒		n 🔩 🖓 🖇 🗖 🗖	(bare_metal_minimum_ns) FSP Confi	
> Denchades Open in New Window > Open in New Window 4 void & g. 59. yar > Open in New Window 5 F59_CPF_FOTEN > Open in New Window 5 F59_CPF_FOTEN > Open in New Window 6 * exact > Sorigt Copy Cut+C > Detemp in New Window Nove	> 🖗 Binaries		>	2	
 > So set is in a set in () is is is is it is is it is is it is it is is it is it	> 🧀 ra		Alt+Shift+W >	4 void R_BSP_War 5 FSP_CPP_FOOTER	
Properties 않 ♥ Problems ♥ Smart Bro	> 🐸 src			8 (* * main() is g 11 (relation void hal_entry	
> ♥ Developer Assistance > ● Import > ≥0 ● * This function > ● Export > Export SPP Project > ● * If a SP, Var > ● Export SPP Project > ● * If a SP, Var > ● * If a SP, Var Build Project > ● * If a SP, Var > ● * If a SP, Var Clear Project > ● * If a SP, Var > ● * If a SP, Var Clear Project > ● * If a SP, Var > ● * If a SP, Var Build Project > ● * If a SP, Var > ● * If a SP, Var Clear Project > ● * If a SP, Var > ● * If a SP, Var Build Targets > ● * If (SP, Var > ● * If a SP, Var Build Targets > ● * If (SP, Var > ● Debug Build Targets > ● * If (SP, Var > ● * Secript Build Configurations > ● * (Configurations > ● * (Configurations) Properties © ● Problems ● Smart Bro ● (Configurations) > ● (Configurations)	>	Delete Source Move	Delete >	13 ⊕#if BSP_TZ_SEC 14 /* Enter n 15 R_BSP_NonS 16 #tendif 17 }	
Build Project 33 0 1 <td>> 7 Developer Assistance</td> <td>Export Export FSP Project</td> <td></td> <td>25 ⊖ void R_BSP_War 26 ⊖ if (85P_War 27 ⊖ #if BSP_FEATUR 28 29 /* Ena</td> <td>> 🗱 Binaries</td>	> 7 Developer Assistance	Export Export FSP Project		25 ⊖ void R_BSP_War 26 ⊖ if (85P_War 27 ⊖ #if BSP_FEATUR 28 29 /* Ena	> 🗱 Binaries
Properties SX IN Problems IN Smart Brown		Clean Project & Refresh Close Project	F5	31	> 😕 ra_gen > 🔑 ra_gen > 🔑 src
🖸 Run As > CCD IPanere CDB Harden CDb Harden CD Harden C	Properties 🕸 🕐 Problems 👁 Smart Bro 🗂	Index	> >	38 /* C r 39	> 🗁 ra_cfg
	· · · · ·		ECCN ID.		bare_metal_minimum_ns Debug_NSECSD.launc
re_metal_minimum_ns Property Team > F 3Reness 60B Hardware Debugging R7EA6M4AE3CER pincto	re_metal_minimum_ns	Fromerio			🐺 configuration.xml
Resource Property Team Debugging R7FA6M4AF3CFB.pincfg	✓ Info derived	Compare With	> 01 410	enesas simulator Debugging (KA, KE78)	> ⑦ Developer Assistance

Figure 51. Debug the Non-secure Project

Notes on updating the Secure Bundle:

- If during Non-secure project development, the Secure Bundle needs to be updated, the Non-secure Developer would need to return the MCU to the Secure Development team for MCU update.
- See section Non-secure Debug in the document <u>FSP User's Manual</u> section: Primer: Arm[®] TrustZone[®] Project Development section Non-secure Debug to understand how the tools handle protection of the Secure region when debugging the Non-secure project in the OEM_PL1 Device Lifecycle State.

4.2.3.2 Program the Non-secure Project and Transition to OEM_PL0 Device Lifecycle State

This step is for the production flow. It is not normally needed during Non-secure project development.

Once the Non-secure project is fully debugged, the Non-secure binary can be sent to the production line to program the MCU and transition to the OEM_PL0 device lifecycle state. Refer to section 6.3 for operational details.

See R11AN0785 (Device Lifecycle Management for RA8 MCUs) for information about other possible deployment mechanisms (LCK_BOOT) as well as the state regression methods utilizing the DLM key through an authenticated procedure.

4.2.4 Production Flow Overview

Refer to section 6 to understand the production flow example. For the Split Project Development Model, there can be multiple vendors involved in the production flow:

- Secure image handling vendor: the production team programs the Secure image, sets up the TrustZone boundary, injects the desired DLM and User Keys, and transitions the MCU to the OEM_PL1 state. The production team also needs to provide the .sbd bundle to the Non-secure application production team.
- Non-secure image handling vendor: the production team programs the Non-secure image and transitions the MCU to a deployment device lifecycle. See section 4.1.3 for the different possible states.

4.3 Flat Project Development

The Flat Project type in the RA Project Generator refers to the development model in which the developer does not need to develop the application with TrustZone technology awareness:



Renesas RA Family

- One single project handles the entire application.
- Development flow is identical to the Non-TrustZone technology part.
- The MCU operates in the OEM_PL2 device lifecycle state.
- All peripherals that support Secure and Non-secure attributes will operate in Secure mode.
- Peripherals as identified as Non-secure only in
- Table 4 will operate in Non-secure mode.

4.3.1 Operational Flow

- 1. Follow Step 1 and Step 2 from section 4.2.1 to start creating the Flat Project template project.
- 2. Select **Flat Project** as the project type from the Project Generator.
- 3. Choose the **Build Artifact Selection** and **RTOS Selection** (same interface as in Figure 39).
- 4. The rest of the development is same as the development for a Non-TrustZone technology enabled MCUs and is out of scope of this application project.
- 5. Debug Flat Project.

Debugging the Flat Project follows the Non-TrustZone RA MCU Debugging model. The launch file named: <program name> <build configuration> Flat.launch.

Project Explorer 🛛 🗖 🗖	∰ [flat_project] FSP Configuration 健 startup.c 😥 main.c 🛛
 ▶ ♣ P 8 ▶ ♣ Binaries > ♪ Includes > ♣ ra_gen > ▲ src > ▷ Debug > ▲ script ☆ configuration.xml ➡ flat_project Debug_Flat.jlink 	<pre>1</pre>
 flat_project Debug_Flat.launch K/FAbM4AF3CFB.pinctg Developer Assistance 	CDT Build Console 🖾 🌚 Smart Browser CDT Build Console [flat_project] Extracting support files 15:18:03 **** Incremental Build of configuration Debug for project flat_project **** make -j8 all 'Invoking: GNU ARM Cross Print Size' arm-none-eabi-sizeformat=berkeley "flat_project.elf" text data bss dec hex filename

Figure 52. Debug the Flat Project

4.3.2 Production Flow Overview

Production of the Flat Project development model will bring in TrustZone technology awareness. The Flat Project development is carried out in the MCU lifecycle state OEM_PL2. For production deployment, you have the same options as the TrustZone technology aware development model: Split Project Development Model or Combined Project Development Model.

- Option one is to transition the MCU lifecycle state from OEM_PL2 to OEM_PL1, then transition to OEM_PL0.
 - If desired, the MCU lifecycle state can then be transitioned further to LCK_BOOT.
- Option two is to transition the MCU state from OEM directly to LCK_BOOT.

Refer to section 4.1.3 for the different possible states.

5. Example Project for IP Protection

As discussed in section 1.4.1, IP Protection is a strong use case for TrustZone[®] technology. The project accompanying this document utilizes the Split Project Development Model to provide an IP protection use case with EK-RA8M1 using the e² studio IDE. The Combined Project Development Model is used for the IAR EWARM and Keil MDK projects.



5.1 Overview

RA8M1 MCUs can be configured to use an ADC peripheral to monitor the on-chip temperature sensor. This application project defines an algorithm to control the LED blinking pattern based on the temperature read from the ADC. The following hardware components are configured as Secure by the Secure project:

- ADC channel for on-chip temperature sensor reading
- GPIO 107, 414, and 600
- TrustZone boundary setup for the Secure flash and Secure SRAM

The following software components are configured as Secure by the Secure project:

- The FSP ADC HAL driver
- The FSP GPIO HAL driver for the corresponding LED driving pins
- The application code that starts, scans, and stops the ADC
- The application code that controls the LED blinking pattern based on the temperature reading
- The API that starts the monitoring and reacting algorithm
 - This API is defined as Non-secure Callable API and its veneer is exposed to the Non-secure partition.
- The API that stops the monitoring and reacting algorithm
 - This API is defined as Non-secure Callable API and its veneer is exposed to the Non-secure partition.




Figure 53. Sensor Algorithm IP Protection



5.2 System Architecture

5.2.1 Software Components

Figure 54 shows the Secure, Non-secure, and Non-secure Callable hardware and software partition scheme in this example project.




Figure 54. Software Architecture Block Diagram



5.2.2 Operational Flow

Figure 55 shows the system-level operational flow of the example project.




Figure 55. Operational Flow



5.2.3 Simulated User's IP Algorithm

The simulated user's IP algorithm is described in Figure 56.

Note: In Figure 56, TSN means on-chip Temperature Sensor.




Figure 56. Simulated Sensor IP Algorithms (Running in Secure Partition)

5.2.4 User-Defined Non-secure Callable APIs

The Non-secure callable functions exposed to the Non-secure partition are defined in sensor_algorithm_nsc.h from the Secure project.




Figure 57. User-Defined NSC APIs

To share the user-defined NSC calls, this header file is linked to e^2 studio by a Build Variable.



The path to this header file is added using the Build Variable UserNscApiFiles as shown in Figure 58.

type filter text	Build Variables			⇒ - 8
 > Resource Builders > C/C++ Build Build Variables Environment 	Configuration: De	bug [Active]	 ✓ Manage Config 	urations
Logging Settings Tool Chain Editor > C/C++ General Project Natures Project References Renesas QE Run/Debug Settings Task Tags > Validation	Name UserNscApiFiles		Value *{{workspace_loc:/pre_programmed_sensor_algorithm_s/src/sensor_algorithm_nsc.h}*	Add Edit Delete
			les, which can be used for string substitution when defining external builder configuration, such as mand line parameter in form of \$(VAR), internal builder may use them directly. Restore Defaults	Apply

Figure 58. User Build Variable to Link User NSC Header File (Secure Project Setting) in e² studio

The Build Variable approach does not exist when using IAR EWARM and Keil MDK; you need to manually share this header file with the Non-secure project. This is demonstrated in the included IAR EWARM and Keil MDK example project.

5.3 Setting up Hardware

- Jumper setting default EK-RA8M1 setting
 See <u>EK-RA8M1 User's Manual</u>.
- Connect J10 using USB macro to B cable from EK-RA8M1 to the development PC to provide power and debugging capability using the on-board debugger.

Initialize the MCU

This step is optional but recommended. Prior to downloading the example application, it is recommended to initialize the device to the OEM_PL2 state. Unlocked flash content will be erased during this process. This step can be achieved using the RDPM or RFP. This is particularly helpful if the device was previously used in the OEM_PL1 state or has a certain flash block locked up temporarily.

For instructions on how to use RFP to perform this function, see section 6.1.

Use RDPM and J-Link Debugger to initialize the MCU.

Establish the following connection prior to using the RDPM and the Onboard J-Link debugger to perform **Initialize device back to factory default**. Note that **Initialize device back to factory default** performs the same functionality as **Initialize Device** when using RFP:

- EK-RA8M1 jumper setting: J6 closed, J9 open. Other jumpers keep out-of-box setting.
- USB cable connected between J10 and development PC



Note: You must power cycle the board prior to working with the RDPM after a debug session if using J-Link as connection interface.

Open RDPM

Run	Renesas Al Window Help				
	Renesas Debug Tools	>		Renesas Device Partition Manager	
Q	Run	Ctrl+F11	1	TraceX	>
核	Debug	F11	Ð	Tracealyzer	>

Figure 59. Open the RDPM

Next, check Initialize device back to factory default, choose the connection method, then click Run.

Renesas Device Partition Ma	anager					×
	2				_	
 Enter a value for Action and 	l Emulator type					
Device Family: Renesas RA	\sim					^
Action						
Read current device inform	nation	Change	debug state			_
Set TrustZone secure / nor	n-secure bounda	aries 🗹 Initialize	e device back to	o factory	default	
Target MCU connection:		J-Link	\sim			
Connection Type:		SCI	~			
Emulator Connection:		Serial No	~			
Serial No/IP Address:						
Debugger supply voltage (V):		0	\sim			
Connection Speed (bps for SC	Cl, Hz for SWD):	9600	\sim			
Debug state to change to:		Secure Softwar	e Developmen			
Memory partition sizes						
Use Renesas Partition Data	a file					
				В	rowse	
Code Flash Secure (KB)	32					
Code Flash NSC (KB)	0					
Data Flash Secure (KB)	0					
SRAM Secure (KB)	8					
SRAM NSC (KB)	0					
						×
		Show C	ommand Line		Run	
? <u>b</u> <u>c</u>					Clos	e

Figure 60. Initialize RA8M1 using RDPM

After the MCU is initialized, proceed to the project importing and verification based on the IDE selected.



5.4 Example Application with e² studio IDE using Split Project Development Model

The e² studio project utilizes the Split Project Development Model to establish an application for IP protection. The assumption is that the Secure and Non-secure applications are developed by separate teams.

5.4.1 Import, Build, and Program the Secure Binary and Dummy Non-secure Binary

Use the following steps to provision the MCU with the Secure binary and a dummy Non-secure binary.

5.4.1.1 Import the Secure Project and Dummy Non-secure Project

Unzip e2studio.zip, which is included in this application project, to reveal the folders shown in Figure 61.




Figure 61. e2studio Software Project Content

Next, follow <u>FSP User's Manual</u> section, Importing an Existing Project into e2 studio to import the Secure project and the dummy Non-secure project into the same workspace.

				_
Select root directory:	\e2studio\secure_project_and_dummy_ns_p	roject 🗸	Browse	e
O Select archive file:		~	Browse	e
Projects:				
	_and_dummy_ns_project\pre_programmed_sensor_algorithm_du	ummy_ns)	Select	AII
o\secure_project_and_dun	nmy_ns_project\pre_programmed_sensor_algorithm_s)		Deselect	t All
			Refree	sh 🛛
		>		
Working sets				
Add project to worki	ng sets		New	
Working sets:		\sim	Select	

Figure 62. Import the Secure Project and Dummy Non-secure Project

Click Finish.



5.4.1.2 Compile the Secure Binary and Dummy Non-secure Binary using e² studio

- Compile the Secure project first. Double click to open the configuration.xml in the Secure project. Click Generation Project Content. Compile the Secure project. Ensure pre_programmed_sensor_algorithm_s.srec and pre_programmed_sensor_algorithm_s.sbd are generated.
- Next, compile the Dummy Non-secure project. Double click to open the configuration.xml in the Dummy Non-secure project. Click Generate Project Content. Compile the Non-secure project. Ensure pre_programmed_sensor_algorithm_dummy_ns.srec is generated.

5.4.1.3 Download the Secure Binary and Dummy Non-secure Binary using e2 studio

Prior to downloading and running the example project, user should first follow section 5.3 to set up the MCU.

Right-click on the pre_programmed_sensor_algorithm_dummy_ns project and select **Debug As > Renesas GDB Hardware Debug**. Click **Resume** twice to run the Secure and dummy Non-secure project. Click **Pause** and confirm the execution pauses at the while (true) loop in the hal_entry() function in hal entry.c of the dummy Non-secure project.




Figure 63. Program and Run the Secure and Dummy Non-secure Projects

Stop the debug session.



5.4.1.4 Transition MCU Device Lifecycle State to OEM_PL1

After both the Secure binary and dummy Non-secure binary are downloaded to the MCU, you can use the **RDPM** to transition the MCU from the OEM_PL2 device lifecycle state to the OEM_PL1 device lifecycle state.

First, power cycle the board. Next, launch RDPM and configure to transit to OEM_PL1.

Demons Device Device		
Renesas Device Partition Mar	nager	– 🗆 X
Device Family: Renesas RA		^
Action Read current device inform	ation Change debug state	
	secure boundaries Initialize device back to factory defau	ılt
Target MCU connection:	J-Link ~	
Connection Type:	SCI ~	
Emulator Connection:	Serial No 🗸	
Serial No/IP Address:		
Debugger supply voltage (V):	0 ~	
Connection Speed (bps for SCI	, Hz for SWD): 9600	
Debug state to change to:	Non-secure Software Development V	
Memory partition sizes		
Use Renesas Partition Data	file	
		Browse
Code Flash Secure (KB)	0	
Code Flash NSC (KB)	0	
Data Flash Secure (KB)	0	
SRAM Secure (KB)	0	
SRAM NSC (KB)	0	
		~
		~
	Show Command Line	Run
	Show Command Line	Run
		Close

Figure 64. Transition from PL2 to PL1 using RDPM

Click **Run** and ensure the transition is successful.



Connecting Loading library : SUCCESSFUL	^	
Establishing connection : SUCCESS Checking the device's TrustZone type : SU CONNECTED.	FUL!	
Transitioning Protection Level (PL)		
Current Protection Level (PL) : PL2 Target Protection Level (PL) : PL1		
SUCCESSFUL!		
Disconnecting DISCONNECTED.		
SUMMARY OF RESULT Connection : SUCCESSFUL! DLM transition : SUCCESSFUL! END SUMMARY		
<	> ` _	

Figure 65. Result: Transition from PL2 to PL1

Refer to section 6.1 and section 6.2 for the operational steps of downloading the Secure binary and setting up the TrustZone boundary using RFP during production stage.

5.4.2 Import, Build, and Program the Non-secure Project

Once the DLM transitions to PL1, you can proceed to download the real Non-secure project.



5.4.2.1 Import the Non-secure Project

Follow the <u>FSP User's Manual</u> section, Importing an Existing Project into e² studio to import the Non-secure project into the workspace. You can import into the workspace where the Secure project is imported for purpose of verifying the example project.

Import	
Import Projects Select a directory to search for existing Eclipse projects.	
Select root directory: 2\release_5.4.0\e2studio\non_secure_project	Browse
◯ Select archive file:	Browse
Projects:	
i.4.0\e2studio\non_secure_project\pre_programmed_sensor_algorithm_ns)	Select All
	Deselect All
	Refresh
< >	
Options	
Search for nested projects	
Copy projects into workspace	
Close newly imported projects upon completion	
Hide projects that already exist in the workspace	
Working sets	
Add project to working sets	New
Working sets:	Select
? < Back Next > Finish	Cancel

Figure 66. Import the Non-secure Project

Note: You must update the Build Variable **SecureBundle** by selecting the pre_programmed_sensor_algorithm_s.sbd based on your local file structure, prior to moving forward to the other steps. This is a limitation with the current tools.



	nmed_sensor_algorithm_ns		
ïlter text	Build Variables		⇔ + ⇔ +
source			
ilders C++ Build	Configuration: Debug [Active]	✓ Manage C	onfigurations
Build Variables			
Environment			
Logging	Name Type	Value	Add.
Settings Tool Chain Editor	SmartBundle File	,e2studio\secure_	pro
2++ General			3. Delet
ject Natures	2.		J. Delet
ject References			
nesas QE n/Debug Settings			
k Tags			
idation			
	<		>
	Show system variables		
		Apply and Close	Cancel
perties for pre_program	nmed_sensor_algorithm_ns	Apply and Close	
operties for pre_program	nmed_sensor_algorithm_ns Build Variables		
iilter text source	-		
ïlter text source ilders	Build Variables		□ ⇔ • ⇔ •
iilter text source	-		
ilter text source ilders C++ Build Build Variables Environment	Build Variables		□ ⇔ • ⇔ •
ilter text source ilders E++ Build Build Variables Environment Logging	Build Variables		□ ⇔ • ⇔ • Configuration
ilter text source ilders C++ Build Build Variables Environment	Build Variables		Configuration
ilter text source ilders 2++ Build Build Variables Environment Logging Settings Tool Chain Editor C++ General	Build Variables	Manage (Manage (e_project_and_dummy_ns_projec_programmed_sensor_algorithm_s\Debug\pre_programmed_sensor_algorithm_ssb	Configuration
ilter text source ilders 2++ Build Build Variables Environment Logging Settings Tool Chain Editor 2++ General sject Natures	Build Variables	 ✓ Manage (Configuration
ilter text source (iders C++ Build Build Variables Environment Logging Settings Tool Chain Editor C++ General cject Natures oject References	Build Variables	Manage (Manage (e_project_and_dummy_ns_projec_programmed_sensor_algorithm_s\Debug\pre_programmed_sensor_algorithm_ssb	Configuration
ilter text source ilders 2++ Build Build Variables Environment Logging Settings Tool Chain Editor 2++ General sject Natures	Build Variables	Manage (Manage (e_project_and_dummy_ns_projec_programmed_sensor_algorithm_s\Debug\pre_programmed_sensor_algorithm_ssb	Configuration
ilter text source ilders 2++ Build Build Variables Environment Logging Settings Tool Chain Editor C++ General oject Natures oject References nesas QE n/Debug Settings k Tags	Build Variables	Manage (Manage (e_project_and_dummy_ns_projec_programmed_sensor_algorithm_s\Debug\pre_programmed_sensor_algorithm_ssb	Configuration
ilter text source source ++ Build Build Variables Environment Logging Settings Tool Chain Editor C++ General ject Natures oject References nesas QE n/Debug Settings	Build Variables	Manage (Manage (e_project_and_dummy_ns_projec_programmed_sensor_algorithm_s\Debug\pre_programmed_sensor_algorithm_ssb	Configuration
ilter text source ilders 2++ Build Build Variables Environment Logging Settings Tool Chain Editor C++ General oject Natures oject References nesas QE n/Debug Settings k Tags	Build Variables	Manage (Manage (e_project_and_dummy_ns_projec_programmed_sensor_algorithm_s\Debug\pre_programmed_sensor_algorithm_ssb	Configuration
ilter text source ilders 2++ Build Build Variables Environment Logging Settings Tool Chain Editor C++ General oject Natures oject References nesas QE n/Debug Settings k Tags	Build Variables	Manage (Manage (e_project_and_dummy_ns_projec_programmed_sensor_algorithm_s\Debug\pre_programmed_sensor_algorithm_ssb	Configuration
ilter text source ilders 2++ Build Build Variables Environment Logging Settings Tool Chain Editor C++ General oject Natures oject References nesas QE n/Debug Settings k Tags	Build Variables Configuration: Debug [Active] (secur	Manage (Manage (e_project_and_dummy_ns_projec_programmed_sensor_algorithm_s\Debug\pre_programmed_sensor_algorithm_ssb	Configuration
ilter text source ilders 2++ Build Build Variables Environment Logging Settings Tool Chain Editor C++ General oject Natures oject References nesas QE n/Debug Settings k Tags	Build Variables	Manage (Manage (e_project_and_dummy_ns_projec_programmed_sensor_algorithm_s\Debug\pre_programmed_sensor_algorithm_ssb	Configuration
ilter text source ilders 2++ Build Build Variables Environment Logging Settings Tool Chain Editor C++ General oject Natures oject References nesas QE n/Debug Settings k Tags	Build Variables Configuration: Debug [Active] (secur	Manage (Manage (e_project_and_dummy_ns_projec_programmed_sensor_algorithm_s\Debug\pre_programmed_sensor_algorithm_ssb	Configuration
ilter text source ilders 2++ Build Build Variables Environment Logging Settings Tool Chain Editor C++ General oject Natures oject References nesas QE n/Debug Settings k Tags	Build Variables Configuration: Debug [Active]	e_project_and_dummy_ns_project_pre_programmed_sensor_algorithm_s\Debug\pre_programmed_sensor_algorithm_sst 4.	Configuration
ilter text source ilders 2++ Build Build Variables Environment Logging Settings Tool Chain Editor C++ General oject Natures oject References nesas QE n/Debug Settings k Tags	Build Variables Configuration: Debug [Active]	e_project_and_dummy_ns_project_pre_programmed_sensor_algorithm_s\Debug\pre_programmed_sensor_algorithm_sst 4.	Configuration

Figure 67. Referencing the Secure Bundle

5.4.2.2 Compile and Download the Non-secure Project

- Double click to open the configuration.xml in the Non-secure project. Click Generation Project Content. Compile the Non-secure project.
- Download and run the Non-secure project.



占 Project Explorer 🗡 📄 🕏 🍸	8		
Generation Generation	<u> </u>	Alt+Shift+W>	
 > - Debug > build > - a_cfg > - script - configuration.xml 	 Copy Paste Delete Source Move Rename 	Ctrl+C Ctrl+V Delete >	
 JLinkLog.log pre_programmed_sensor_algorithm_ns Debug pre_programmed_sensor_algorithm_ns Debug O Developer Assistance 	import	>	
	Clean Project Refresh Close Project Close Unrelated Project	F5	
	Build Targets Index Build Configurations Source	>	_
	 Run As Debug As Team 	>	1 GDB OpenOCD Hardware Debugging (DSF)
	Compare With Restore from Local H MISRA-C C/C++ Project Setting Renesas C/C++ Project Run C/C++ Code Ana	istory > js Ctrl+Alt+P ct Settings >	2 GDB Simulator Debugging (RH850) 3 Local C/C++ Application 4 Renesas GDB Hardware Debugging 5 Renesas Simulator Debugging (RX, RL78) Debug Configurations 6 pre_programmed_sensor_algorithm_ns Debug_NSECSD (Renesas GDB Hardware Debugging)

Figure 68. Download and Run the Non-secure Project

Note: For the Split Project Development model, the debug session of the Non-secure project created by referencing the Secure Bundle rather than the Secure Project (as with the case for the dummy Non-secure project) only downloads the .elf file of the Non-secure project.

5.4.3 Verify the Example Application

The projects are now loaded, and the debugger should be paused in the <code>Reset_Handler()</code> at the <code>SystemInit()</code> call in the Non-secure project.




Figure 69. Running the Non-secure Project

Open the J-Link RTT Viewer 7.96j. First, click "…" and select **R7FA8M1AH** from **Renesas** as the Target Device. Next, set the connection to J-Link to **Existing Session** and the **RTT Control Block** to **Search Range**. Set the search range to 0x32000000 0xE0000 and then click **OK** to start RTT Viewer. Note the the RTT related embedded code is in the Non-secure application and the RTT buffer address is using the Non-secure alias address with bit 28 set to 1.



🔜 J-Link RTT Viewer V	/7.96j Configurati	on	×
Connection to J-Link			
◯ USB			
○ TCP/IP			
Existing Session	\checkmark	Auto Reconnect	
Use non-default port			
Specify Target Device			
R7FA8M1AH			~
Force go on connect			
Script file (optional)			
Target Interface & Speed			
SWD		v	4000 kHz 🔻
500		· · · · · · · · · · · · · · · · · · ·	4000 KHZ *
RTT Control Block			
Auto Detection	Address	Search F	Range
Enter one or more address Syntax: <rangestart [hex<br="">Example: 0x10000000 0x1</rangestart>	<pre>< > <rangesize>[, <</rangesize></pre>	Range1Start [Hex]> <ra< td=""><td></td></ra<>	
0x32000000 0xE0000			
		ОК	Cancel

Figure 70. Start the RTT Viewer

Next, click twice to run the project.

The user menu is then output, and the system waits for user input.

File	Terminals Input Logging Help
A	Terminals Terminal 0 Terminal 1
	> System Reset, enter non-secure region >

Figure 71. User Menu

Input 1 to start the IP algorithm. You will see the green LED start to blink after couple of seconds.

You can warm up the MCU (for example, touch the MCU using grouped fingers) and see that the green LED stops blinking and the red LED starts to blink after about 1 minutes.

<	1
00>	Start IP Algorithm
00>	If temperature did not change more than threshold, the Green LED will blink
00>	If temperature changed more than threshold, the Red LED will blink

Figure 72. User Input '1'

Input **2** to stop the IP algorithm. The green or red LED stops blinking. The blue LED blinks twice and stops blinking.



Renesas RA Family

<	2
00>	Stop_IP_Algorithm
00>	Blue LED will toggle twice
00>	Press 1 to restart the IP Algorithm

Figure 73. User Input '2'

You can repeatedly input 1 to restart the IP algorithm and input 2 to stop.

Notes on Running the Application in Standalone Mode

After the MCU is programmed with the application code, you can run the application in standalone mode (with no debugging session). In this case, choose **USB** as the **Connection to J-Link**.

J-Link RTT Viewer	Configuration	×	
Connection to J-Link USB 	Serial No		
◯ TCP/IP			
Existing Session			
Specify Target Device			
R7FA8M1AH		×*	
Force go on connect			
Script file (optional)			
Target Interface & Speed			
SWD		▪ 4000 kHz ▪	
RTT Control Block O Auto Detection	Address	arch Range	
	ge(s) the RTT Control block can be RangeSize>[, <range1start [hex]<br="">, 0x2000000 0x1000</range1start>		
0x32000000 0xE0000			
	ОК	Cancel	

Figure 74. SEGGER RTT Viewer Connection Setup when MCU Running in Standalone Mode

5.5 Example Application with IAR EWARM using Combined Development Model

The IAR based projects use the Combined Development model. The assumption is that the Secure and Nonsecure applications are developed by one team.

Unzip IAR.zip to explore the IAR project contents.




Figure 75. IAR EWARM Software Project Content



5.5.1 Import and Build the Example Projects

Use the following steps to build the IAR example project:

- 1. Double-click on \IAR\sensor_trustzone.eww to launch the IAR EWARM. There are two projects in this workspace. Click on the Secure project \sensor_s to make it the active project.
- 2. Notice that the header file sensor_algorithm_nsc.h, which includes the user-defined NSC functions, is included in both the Secure project and Non-secure project.
- 3. Select Tools > RA Smart Configurator.




Figure 76. Launch RA Smart Configurator from IAR

- 4. Once the RA Smart Configurator is launched, click Generate Project Content.
- 5. Close the RA Smart Configurator.
- 6. Return to the EWARM IDE, right-click on sensor_s and select Rebuild All. The Secure project will be compiled.
- 7. Select the Non-secure project sensor_ns to make it the active project.
- 8. Select **Tools > RA Smart Configurator**.
- 9. Click Generate Project Content.
- 10. Return to the EWARM IDE and check if there is a \Objects folder under \Flex_Software and secure.o exists in the \Objects folder. If yes, the non-secure project will compile with no issue. If no, then the non-secure project will need to be compiled twice. The first compile may issue an error message similar to Figure 78. The second compile process will succeed. This is because there is a timing issue between EWARM and RSAC operation.




Figure 77. Check that the secure.o is included in the project



sensor_ns.out Error[Li005]: no definition for "sensor_algorithm_start_guard" [referenced from C\TrustZone_IAR_Keil\Keil\K2 content\IAR\sensor_ns\Debug\Obj\Flex Software\Program Entry\hal_entry.o] Error[Li005]: no definition for "sensor_algorithm_stop_guard" [referenced from C\TrustZone_IAR_Keil\Keil\K2 content\IAR\sensor_ns\Debug\Obj\Flex Software\Program Entry\hal_entry.o]

Figure 78. Potential Error Message

5.5.2 Download and Debug the Application Projects

Prior to downloading and running the example project, user should first follow section 5.3 to set up the MCU.

Then, use the following steps:

- 1. Click on the Project tab **Project > Options > Debugger > Setup** and notice that partition_device.mac is selected. This macro defines the TrustZone boundary setting generated.
- 2. Switch to the **Debugger > Download** window and notice that the Secure image is also downloaded.

Category:		Factory Settings
General Options		
Static Analysis Runtime Checking		
C/C++ Compiler	Setup Download Images Multicore Extra Options Plug	gins
Assembler	☑ Download extra image	
Output Converter Custom Build	Path: ====================================	s.out
Build Actions		
Linker	Offset: 0 Debug info only	
Debugger	Download extra image	
Simulator CADI	Path:	
CMSIS DAP		
GDB Server	Offset: Debug info only	
I-jet	Download extra image	
J-Link/J-Trace TI Stellaris	Path:	
Nu-Link		
PE micro	Offset: Debug info only	
ST-LINK		
Third-Party Driver TI MSP-FET		
TI XDS		

Figure 79. Non-secure Project Debug Configuration to Download the Secure Project

- 3. Click Download and Debug
- 4. If the current MCU TrustZone boundary differs from the boundary calculated from the Secure project, the window shown in Figure 80 will appear, prompting you to set up the TrustZone boundary.

Target [Device Partitioning ×
?	Target device needs TrustZone partition sizes to be changed before debug session can be started.
	Launch the Renesas Device Partition Manager tool?
	Yes No

Figure 80. Select Launch RDPM



Once the RDPM is launched, configure the settings as shown in Figure 81. Use **Browse** to select the .rpd file generated from the secure project (sensor_s.rpd) as the input for the **User Renesas Partition Data file** entry.

Device Family: Renesas RA	/					
Action						
Read current device inform	ation	Change	e debug state			
☑ Set TrustZone secure / non•	-secure bounda	aries 🗌 Initialize	e device back t	to factory	default	
Target MCU connection:		J-Link	~			
Connection Type:		SCI	~			
Emulator Connection:		Serial No	~			
Serial No/IP Address:						
Debugger supply voltage (V):		0	\sim			
		0000				
Connection Speed (bps for SCI	I, Hz for SWD):	9600	Ť			
Debug state to change to: Memory partition sizes		Secure Softwar	e Developmen	it ~		
Debug state to change to:		Secure Softwar	re Developmen Debug\Exe\sen		Browse	·
Debug state to change to: Memory partition sizes		Secure Softwar			Browse	·
Debug state to change to: Memory partition sizes IJse Renesas Partition Data	file	Secure Softwar			Browse	••••
Debug state to change to: Memory partition sizes Use Renesas Partition Data Code Flash Secure (KB) Code Flash NSC (KB) Data Flash Secure (KB)	file 32 0 0	Secure Softwar			Browse.	·
Debug state to change to: Memory partition sizes Jse Renesas Partition Data Code Flash Secure (KB) Code Flash NSC (KB)	file 32 0	Secure Softwar			Browse	·

Figure 81. Configure the RDPM



5. Click **Run** to set up the TrustZone boundary.

Emulator Connection: Serial No/IP Address:		Serial No ×			^
Debugger supply voltage (V):		0 ~			
Connection Speed (bps for SCI, H					
Debug state to change to:		Secure Software Development			
Memory partition sizes					
Use Renesas Partition Data file	e				
		\Debug\Exe\:	sensor_s.rpd	Browse	
Code Flash Secure (KB)	32				
Code Flash NSC (KB)	0				
Data Flash Secure (KB)	0				
SRAM Secure (KB)	8				
SRAM NSC (KB)	0				
Command line tool:					
Command line tool:					
	\com.renesas	s.platform_219473157\DebugComp\RA\D	evicePartitionMa	n Browse	
	: SI : SI	UCCESSFUL! UCCESSFUL!	evicePartitionMa	n Browse	
C:\Users\trung.tran-quoc\.eclipse\ Connecting Loading library Establishing connection Checking the device's Trust CONNECTED.	: SI : SI Zone type memory par 3) : 32	UCCESSFUL! UCCESSFUL!	evicePartitionMa		
C:\Users\trung.tran-quoc\.eclipse Connecting Loading library Establishing connection Checking the device's Trust CONNECTED. Programming secure/non-secure - Code Flash Secure (kE - Data Flash Secure (kE	: SI : SI Zone type memory par 3) : 32	UCCESSFUL! UCCESSFUL! : SUCCESSFUL!	evicePartitionMa		
C:\Users\trung.tran-quoc\.eclipse Connecting Loading library Establishing connection Checking the device's Trust CONNECTED. Programming secure/non-secure - Code Flash Secure (kE - Data Flash Secure (kE SUCCESSFUL! Disconnecting	: SI : SI Zone type memory par 3) : 32 3) : 0	UCCESSFUL! UCCESSFUL! : SUCCESSFUL!	evicePartitionMa		~

Figure 82. TrustZone Boundary is Set up using RDPM

- 6. Click **Close** to close the RDPM.
- 7. Navigate to the EWARM IDE, click Download and Debug . to program the Secure and Non-secure applications. When the execution stops at Reset_Handler, click the Go button to resume the execution.
- 8. See section 5.4.3 to verify the functionality of the project.

5.6 Example Application with Keil MDK using Combined Development Model

The Keil MDK based projects utilizes the Combined Development model. The assumption is that the Secure and Non-secure applications are developed by one team.



Unzip ${\tt Keil.zip}$ to explore the IAR project contents.



Figure 83. Keil MDK Software Project Content

5.6.1 Import and Build the Example Projects

Follow the steps below to build the Keil example projects:

- 1. Launch Keil MDK with Administrator authority. Right click on W uv4 and select Run as administrator.
- 2. Open the multi-project Workspace sensor_trustzone.uvmpw.

C > (C:) Windows > TrustZone_IAR > Keil	✓ Õ Search	Keil	٩
			•
▲ Name	Date modified	Туре	Size
non_secure	3/7/2023 9:44 AM	File folder	
secure	3/7/2023 9:44 AM	File folder	
* sensor_trustzone.uvmpw	3/7/2023 9:38 AM	µVision Multi-Proj.	
* v <			>
e: sensor_trustzone.uvmpw	 All File 	es (*.*)	\sim

Figure 84. Open the Keil Multi-project Workspace

3. Set the sensor_s as the Active Project and then launch the RA Smart Configurator.




Figure 85. Launch RA Smart Configurator from Keil MDK



- 4. Once the RA Smart Configurator is launched, click **Generate Project Content**.
- 5. Close the RA Smart Configurator.
- 6. Return to the MDK IDE, click **Project** > **Build** 'sensor_s'.




Figure 86. Build the Secure Project

- 7. The Secure project will be compiled.
- 8. Follow section 5.3 to set up the MCU.
- 9. Set the TrustZone boundary using the sensor_s.rpd file generated during the compilation process in a similar way as shown in Figure 81.
- 10. Ensure that the TrustZone Boundary is successfully set up.

	UCCESSFULI UCCESSFULI : SUCCESSFULI		^	
Programming secure/non-secure memory pa - Code Flash Secure(kB) : 32 - Data Flash Secure(kB) : 0 SUCCESSFULI Disconnecting DISCONNECTED. 	titions with the following settings			
(?)	Import Export	Run	Close	

Figure 87. TrustZone Boundary is Configured Correctly

- 11. Close the RDPM.
- 12. Right click on the Non-secure project sensor_ns and set it is as the Active Project.

File Edit View Project Flash Debug Peripherals Tools SVCS Wi Image: Strain Stra
Image: Source Group 1 Image: Constraint of the second seco
Project # WorkSpace Project: sensor_s Target 1 Source Group 1 Renesas RA Smart Configurator:Common Sources
WorkSpace Project: sensor_s Target 1 Source Group 1 Renesas RA Smart Configurator:Common Sources
 Project: sensor_s Target 1 Source Group 1 Renesas RA Smart Configurator:Common Sources
 I arget 1 I arget 1 I arget 2 Source Group 1 I arget 2 Renesas RA Smart Configurator:Common Sources
General Source Group 1 General RA Smart Configurator:Common Sources
🕀 🧰 Renesas RA Smart Configurator:Common Sources
🕀 🗇 Flex Software
🖻 쓚 Project: sensor_ns
🖻 🔊 Target 1 Set as Active Project
Courses Group 1

Figure 88. Set the Non-secure Project as the Active Project

13. Select Tools > RA Smart Configurator.



14. Click Generate Project Content.

15. Close the RA Smart Configurator

16. Return to the Keil MDK IDE and select **Project > Build 'sensor_ns'**.

Image: Second	File Edit Viev	v Pro	oject Flas	n Debug	Peripherals	Tools	SVCS	Window
Export Manage Select Device for Target Project: Targe Clean 'sensor_ns (Target 1)' Build 'sensor_ns (Target 1)' Rebuild 'sensor_ns (Target 1)'	Project	₽ ≥ -	New µVis New Mul Open Pro	ion Project. ti-Project W ject				
Select Device for Target Project: Projec	🖮 💭 Ta	rgi S	Export					
Build 'sensor_ns (Target 1)'	⊕ ◆ ⊖ *0\$ Projec ⊜ ∰ Ta	F t: rg: 🔊	Remove I	tem for sensor_r	ns - Target 'Tar	get 1'		
See Datch Duild	• - •	F	Build 'ser	i <mark>sor_ns (Tar</mark> sensor_ns (i	get 1)'			

Figure 89. Build the Non-secure Project

17. The non-secure project will compile successfully with no issue.

5.6.2 Download and Debug the Application Project

Follow the steps in this section to debug the system.

1. With sensor_ns as the Active Project, click the Start/Stop Debug Session button.



Figure 90. Start Debug with Keil MDK



2. Click Run and then follow section 5.4.3 to verify the functionality of the application project.




Figure 91. Run the Application Project

3. Follow section 5.4.3 to verify the functionality of the example projects.

6. Appendix A: Using RFP for Production Flow

- All instructions in this section are based on connection to RFP using J-Link debugger over USB. For other connections, refer to the *RFP User's Manual* for instructions.
- All the instructions provided in this section are for supporting the production flow of the e² studio example application explained in section 5.4. The difference in the production operation between Combined Project Development model and the Split Project Development model will be pointed out. However, providing detailed instructions on the production flow of the Combined Project Development model is out of scope of this application project. Users need to adjust these RFP projects with the TrustZone boundary setup if different projects are used.

6.1 Initialize the MCU

Follow the steps in section 5.3 to establish the hardware connections. Then, launch RFP, open "\RFP_projects\initialize_mcu\initialize_mcu.rpj", go to the tab Device Information, and select Initialize Device.



Figure 92. Initialize using RFP



Signature: Device: R7FA8M1AHECBD Boot Firmware Version: V3.5.28 Device Unique ID: 4E4B2E3F5AF94E36305034352D057494 Device Code: 03 Current state: OEM PL2 Current Authentication Level: AL2		
AL2 Key Injection: No AL1 Key Injection: No RMA Key Injection: No		
Erasing the target device		
Disconnecting the tool Operation completed.	~	
	Clear status and message	

Figure 93. MCU is Successfully Initialized

6.2 Download the Secure Binary

Open the attached RFP project

\RFP_projects\pre_programmed_sensor_algorithm_s\pre_programmed_sensor_algorithm_ s.rpj to perform the following functions:

- Program the Secure binary.
- Set up TrustZone boundary.
- Transition to OEM_PL1.

Note that the demonstration in this section is based on the configuration in the e^2 studio projects demonstrated in section 5.4.

Figure 94. shows the settings for the **Operation Settings** tab:

- Choose **Program** and **Verify** so that the Secure binary can be programmed and verified.
- Choose **Program Flash Option** and **Verify Flash Option** so that the TrustZone boundary and device lifecycle state can be set up and verified.
- Erase is not selected as this has been taken care of with the Initialize command as shown in section 6.1.

File Target Device Help Operation Operation Settings Block Settings File	lash Options Connect Settings Unique Code
Command Erase Program Verify Program Rash Options Verify Rash Options Checksum	Erase Options Erase Selected Blocks Program & Verfy Options Erase Before Program Verfy by reading the device Checksum Type CRC:32 method
Fill with 0xFF Code Area / User Boot Area Data Area	Error Settings

Figure 94. Set up Operation Settings (RFP)

Figure 95 shows the setup for the DLM state transition and TrustZone boundary setup for this example application.

Note: With RFP, you can directly transition the MCU device lifecycle state from OEM_PL2 to OEM_PL1 without needing to download the dummy Non-secure binary. The dummy Non-secure binary is only needed for starting Non-secure project development.



Operation Operation Settings Block Settin	ngs Flash Options Connect Settings Unique Code	
 ✓ DLM 		^
Set Option	Set	1
Target State	OEM_PL1	
✓ DLM Keys		
Set Option	Do Nothing	
AL2 Key File		
AL1 Key File		
RMA Key File		
✓ Boundary		
Set Option	Set	
Use Renesas Partition Data File	No	
Code Secure Size [KB]	32	
Data Secure Size [KB]	0	
✓ Security		
Set Option	Do Nothing	
Disable Initialize Command	No	
Disable AL2 authentication	No	
Disable AL1 authentication	No	
Disable LCK_BOOT transition	No	

Figure 95. Setup for the TrustZone Boundary

Settings for the connection interface are shown in Figure 96.

	File Target Device Help
I	Operation Operation Settings Block Settings Flash Options Connect Settings Unique Code
	Tool: J-Link Interface: 2 wire UART Speed: 9,600 bps Tool Details Num: Auto Select
	Device Authentication Settings

Figure 96. Setup for the Connection

Select the Secure project binary (.srec or .hex) generated in to be programmed into the MCU. Select the binary generated from section 5.4.1.2.

	ings Block Settings F	lash Options	Connect Settings	Unique Cod	e
Project Information					
-	pre_programmed_sens	isor_algorithm_s	.rpj		
Microcontroller:	R7FA8M1AHECBD				
Program and User Key	y Files				
d_dummy_ns_proje	ct\pre_programmed_sen:	sor_algorithm_s	\Debug\pre_pro	grammed_sens	or_algorithm_s
CRC-32: 83F4D397				Add/F	Remove Files
Command					
Program >> Verify >	> Program Flash Options	>> Verify Flash	Options		
	Star	rt			

Figure 97. Select the Secure Binary to Program into the MCU

With all settings in place, click **Start** to download the Secure binary and set up the TrustZone boundary.

6.3 Download the Non-secure Binary

```
Use RFP to download the Non-secure project binaries using the provided RFP project:
\RFP_projects\pre_programmed_sensor_algorithm_ns\pre_programmed_sensor_algorithm _ns.rpj.
```



Check **Program Flash** and **Verify Flash**, uncheck **Program Flash Option** and **Verify Flash Option** from the **Operation Settings** tab.

Operation Operation Settings Block Settings Flash (Options Connect Settings Unique Code			
Command	Erase Options			
Erase	Erase Selected Blocks \checkmark			
Program	Program & Verify Options Erase Before Program			
Verify				
Program Flash Options	Verify by reading the device $\qquad \lor$			
Verify Flash Options				
	Checksum Type			
	CRC-32 method 🗸			
Fill with 0xFF				
Code Area / User Boot Area	Error Settings			
Data Area	Enable address check of program file			

Figure 98. Operation Settings for Non-secure Project Binary Download

Transition to DPL is not selected. Change from **Do Nothing** to **Set** in production flow. Once the device lifecycle state is transitioned to DPL, the JTAG interface will be disabled (no SEGGER RTT Viewer input/output functionality).

Ope	eration Operation Settings Block Settings	Flash Options Connect Settings Unique Code	
~	DLM		^
	Set Option	Do Nothing	
	Target State	OEM_PL2	
~	DLM Keys	_	
	Set Option	Do Nothing	
	AL2 Key File	-	
	AL1 Key File		
	RMA Key File		
~	Boundary		
	Set Option	Do Nothing	
	Use Renesas Partition Data File	No	
	Code Secure Size [KB]	0	
	Data Secure Size [KB]	0	
~	Security		
	Set Option	Do Nothing	
	Disable Initialize Command	No	
	Disable AL2 authentication	No	
	Disable AL1 authentication	No	
	Disable LCK_BOOT transition	No	
\sim	Configuration Data Lock Bit		~

Figure 99. Operation Settings for Non-secure Project Binary Download



The **Connect Settings** should use the same setup as shown in Figure 100.

Select the Non-secure binary generated from section 5.4.2.2.

Project Information Current Project: pre_programmed_sensor_algorithm_ns.rpj Microcontroller: R7FA8M1AHECBD Program and User Key Files on_secure_project\pre_programmed_sensor_algorithm_ns.sreb CRC-32: 98B282DD Command Program >> Verify									
Current Project: pre_programmed_sensor_algorithm_ns.rpj Microcontroller: R7FA8M1AHECBD Program and User Key Files	~	hand							
Current Project: pre_programmed_sensor_algorithm_ns.rpj Microcontroller: R7FA8M1AHECBD Program and User Key Files on_secure_project\pre_programmed_sensor_algorithm_ns.rep	CR					Add/Remove Files			
Current Project: pre_programmed_sensor_algorithm_ns.rpj Microcontroller: R7FA8M1AHECBD	on_secure_project\pre_programmed_sensor_algorithm_ns\Debug\pre_programmed_sensor_algorithm_ns								
Current Project: pre_programmed_sensor_algorithm_ns.rpj	Program and User Key Files								
Project Information	-								
	Proie	ct Information							

Figure 100. Select the Non-secure Binary

With all the above settings, click **Start** to download the Non-secure binary.

The production flow of the IP protection use case also requires advancing the device lifecycle state from OEM to LCK_BOOT. However, once the device lifecycle state advances to LCK_BOOT, the serial programming interface will be permanently locked. To avoid accidental MCU debug and serial programming interface locking, do not transition the device lifecycle state to LCK_BOOT unless you are doing so for production usage.



6.4 Specific Instructions to Support IAR EWARM Development Path

6.4.1 IAR I-jet and TrustZone Partition Boundary Setup

IAR's I-jet debug probe does not provide support for setting the TrustZone partition boundaries, as it does not have the ability to interface with the RA MCU's boot mode through the debug header.

It is therefore necessary to set the TrustZone partition boundaries appropriately using alternative means before debugging through I-jet. Typically, this will need to be done using an SCI connection to the board/MCU and the RFP application available from:

https://www.renesas.com/us/en/software-tool/renesas-flash-programmer-programming-gui

Figure 101. shows RFP configured to read the TrustZone partition boundaries from a .rpd file.

Ope	eration	Operation Settings	Block Settings	Flash Options	Connect Settings	Unique Code	
*	DLM						~
	Set Op	otion		Do	Nothing		
	Target	Target State			M_PL2		
~	DLM	Keys					
	Set Op	otion		Do	Nothing		
	AL2 K	ey File					
	AL1 K	ey File					
	RMA	Key File					
~	Boun	dary					
	Set Op	otion		Sel	t		
	Use R	enesas Partition Data	File	Ye	5		
	Renes	as Partition Data File		stz	one\IAR\sensor_	_s\Debug\Exe\sensor_s.rpd	
~	Secu	rity					
	Set Op	otion		Do	Nothing		
	Disable	Disable Initialize Command					
	Disable	Disable AL2 authentication					
	Disable	Disable AL1 authentication					
	Disable	Disable LCK_BOOT transition					
~	Confi	guration Data Loc	k Bit				
	Set Option			Do	Nothing		~

Figure 101. Configure TrustZone[®] Partition

6.4.2 CMSIS-DAP and Trust Zone Partition Boundary Setup

EWARM also supports the use of CMSIS-DAP based debug probes. These do not have the ability to interface with the RA MCU's boot mode through the debug header.



7. Appendix B: Glossary

Term	Meaning
OEM	Original Equipment Manufacturer.
AL	Authentication Level.
RSIP	Renesas Secure IP: An isolated subsystem within the MCU protected by an Access Management Circuit. Performs Cryptographic operations.

8. References

- 1. Renesas RA8M1 Group User's Manual: Hardware
- 2. Flexible Software Package (FSP) User's Manual
- 3. <u>Arm[®] TrustZone[®] Technology for the Armv8-M Architecture</u>
- 4. Renesas RA Family Installing and Utilizing the Device Lifecycle Management Keys (R11AN0469)
- 5. Renesas RA Family Securing Data at Rest using Arm TrustZone (R11AN0468)
- 6. <u>Arm[®]v8-M Architecture Reference Manual</u>
- 7. Arm® Cortex®-M85 Processor Technical Reference Manual
- 8. <u>Arm® Cortex®-M85 Processor Devices Generic User Guide</u>



9. Website and Support

Visit the following URLs to learn about the RA family of microcontrollers, download tools and documentation, and get support.

EK-RA8M1 Resources RA Product Information Flexible Software Package (FSP) RA Product Support Forum Renesas Support renesas.com/ra/ek-ra8m1 renesas.com/ra renesas.com/ra/fsp renesas.com/ra/forum renesas.com/support



Revision History

		Description	
Rev.	Date	Page	Summary
1.00	Nov.13.24		Initial release



General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

- Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
 Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas
- Electronics products. (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/.