

Features

- High-speed address/chip select time
 - Commercial: 20/25/35ns (max.)
 - Industrial: 20/25/35ns (max.)
 - Military: 25/35/45/55/70/85/100ns (max.)
- Low-power operation
- Battery Backup operation 2V data retention
- Produced with advanced high-performance CMOS technology
- Input and output directly TTL-compatible
- Available in standard 28-pin (300 or 600 mil) ceramic DIP, 28-pin (300 mil) SOJ
- Military product compliant to MIL-STD-883, Class B
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information


Description

The IDT 71256 is a 262,144-bit high-speed static RAM organized as 32K x 8. It is fabricated using high-performance, high-reliability CMOS technology.

Address access times as fast as 20ns are available with power consumption of only 350mW (typ.). The circuit also offers a reduced power standby mode. When \overline{CS} goes HIGH, the circuit will automatically go to and remain in, a low-power standby mode as long as \overline{CS} remains HIGH. This capability provides significant system level power and cooling savings. The low-power (L) version also offers a battery backup data retention capability where the circuit typically consumes only 5 μ W when operating off a 2V battery.

The IDT71256 is packaged in a 28-pin (300 or 600 mil) ceramic DIP, a 28-pin 300 mil SOJ providing high board level packing densities.

The IDT71256 military RAM is manufactured in compliance with the latest revision of MIL-STD-883, Class B, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.



Functional Block Diagram

1

2

Vcc

A13

25 🗖 A8

23 🗖 A11

21 🗖 A10

 $20 \square \overline{CS}$

19 🛛 I/O7

18 **I**/O6

17 I/O5

15 🛛 I/O3

16

1/04

2946 drw 02

28

27

26

A5 5 71256S/L 24 A9

SD28 CD28

PJG28

DIP/SOJ Top View

Pin Configurations⁽¹⁾

A14 🗆

A12 🛛

A7 🗖 3

A6 4

A4 🗖 6

A3 🗖 7

A0 🔲 10

I/O0 11

I/O1 12

13

14

I/O2 🗖

GND 🗌

A2 🗌 8 A1 🔲 9 Military, Commercial, and Industrial Temperature Ranges

Truth Table⁽¹⁾

WE	<u>C</u> S	ŌĒ	I/O	Function
Х	Н	Х	High-Z	Standby (IsB)
Х	Vнс	Х	High-Z	Standby (ISB1)
Н	L	Н	High-Z	Output Disabled
Н	L	L	Dout	Read Data
L	L	Х	Din	Write Data

NOTE:

1. $H = V_{IH}$, $L = V_{IL}$, X = Don't care.

2946 tbl 02

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Com'l.	Ind.	Mil.	Unit
Vterm	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	-0.5 to +7.0	V
ΤΑ	Operating Temperature	0 to +70	-40 to +85	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-55 to +125	-55 to +125	-65 to +150	°C
Рт	Power Dissipation	1.0	1.0	1.0	W
Ιουτ	DC Output Current	50	50	50	mA
				2	946 tbl 03

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Capacitance (T_A = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	11	pF
Cvo	I/O Capacitance	Vout = 0V	11	pF
				2946 tbl 04

NOTE:

2

1. This parameter is determined by device characterization, but is not production tested.

NOTE:

1. This text does not indicate orientation of actual part-marking.

Pin Descriptions

Name	Description
A0 - A14	Address Inputs
I/O0 - I/O7	Data Input/Output
CS	Chip Select
WE	Write Enable
ŌĒ	Output Enable
GND	Ground
Vcc	Power

2946 tbl 01

RENESAS



Recommended Operating Temperature and Supply Voltage

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5V ± 10%
Industrial	-40°C to +85°C	0V	5V ± 10%
Commercial	0°C to +70°C	0V	5V ± 10%
	-		2946 tbl 05

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
Vih	Input High Voltage	2.2		6.0	V
Vil	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V

-

NOTE:

2946 tbl 06

1. VL (min.) = -3.0V for pulse width less than 20ns, once per cycle.

DC Electrical Characteristics^(1,2) (Vcc = 5.0V ± 10%, VLc = 0.2V, VHc = Vcc - 0.2V)

			71256S/L20	71256S/L25		71256	S/L35	71256S/L45	
Symbol	Parameter	Power	Com'l. & Ind	Com'l & Ind	Mil.	Com'l. & Ind	Mil.	Mil.	Unit
ICC	ICC Dynamic Operating Current $\overline{CS} \le VIL$, Outputs Open $Vcc = Max., fMax^{(2)}$	S			150		140	135	mA
		L	135	125	130	115	120	115	
ISB	ISB Standby Power Supply Current				20		20	20	mA
	(TTL Level), $\overline{CS} \ge V_{IH}$, Vcc = Max., Outputs Open, f = fmax ⁽²⁾	L	3	3	3	3	3	3	
ISB1	Full Standby Power Supply Current	S			20		20	20	mA
	(CMOS Level), CS ≥ VHc, Vcc = Max., f = 0	L	0.6	0.6	1.5	0.6	1.5	1.5	

2946 tbl 07

2946 tbl 08

			71256S/L55	71256S/L70	71256S/L85	71256S/L100	
Symbol	Parameter	Power	Mil.	Mil.	Mil.	Mil.	Unit
ICC	Dynamic Operating Current	S	135	135	135	135	mA
CS <u><</u> VIL, Outputs Open Vcc = Max., fмax ⁽²⁾		L	115	115	115	115	
ISB	Standby Power Supply Current	S	20	20	20	20	mA
	(TTL Level),	L	3	3	3	3	
ISB1	Full Standby Po <u>we</u> r Supply Current (CMOS Level), CS <u>></u> VHc,	S	20	20	20	20	mA
	(CMOS Level), CS <u>></u> VHc, Vcc = Max., f = 0		1.5	1.5	1.5	1.5	

NOTES:

1. All values are maximum guaranteed values.


2. fMAX = 1/tRC, all address inputs are cycling at fMAX; f = 0 means no address pins are cycling.



AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figures 1 and 2

2946 tbl 09








Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)

*Includes scope and jig capacitances

DC Electrical Characteristics (Vcc = 5.0V ± 10%)

				IDT71256S						
Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
LL	Input Leakage Current	Vcc = Max., Viℕ = GND to Vcc	MIL. Com"l & IND.			10 5			5 2	μA
llo	Output Leakage Current	Vcc = Max., CS = V⊮, Vouт = GND to Vcc	MIL. COM"L & IND.			10 5			5 2	μA
Vol	Output Low Voltage	IOL = 8mA, VCC = Min.				0.4			0.4	V
		IoL = 10mA, Vcc = Min.				0.5			0.5	
Vон	Output High Voltage	юн = -4mA, Vcc = Min.		2.4			2.4			V

2946 tbl 10

Data Retention Characteristics Over All Temperature Ranges (L Version Only) (VLc = 0.2V, VHc = Vcc - 0.2V)

					Тур. ⁽¹⁾ Vcc @		M Vco		
Symbol	Parameter	Test Condition		Min.	2.0V	3.0V	2.0V	3.0V	Unit
Vdr	Vcc for Data Retention			2.0			_		V
ICCDR	Data Retention Current		mil. Com'l. & IND.				500 120	800 200	μA
t CDR	Chip Deselect to Data Retention Time	<u>СS ></u> Vно	;	0					ns
tR ⁽³⁾	Operation Recovery Time			tRC ⁽²⁾	_	_			ns

NOTES:


1. $T_A = +25^{\circ}C$. 2. $t_{RC} = Read Cycle Time$.

3. This parameter is guaranteed by device characterization, but is not production tested.



2946 tbl 11

Low Vcc Data Retention Waveform



AC Electrical Characteristics (Vcc = 5.0V ± 10%, All Temperature Ranges)

		7125	6L20 ⁽¹⁾		6S25 6L25	71256S35 71256L35		71256S45 ⁽³⁾ 71256L45 ⁽³⁾		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	rcle									
tRC	Read Cycle Time	20	_	25		35		45	—	ns
taa	Address Access Time	—	20		25		35		45	ns
tacs	Chip Select Access Time	—	20		25		35		45	ns
talz ⁽²⁾	Chip Select to Output in Low-Z	5	_	5		5	—	5	—	ns
tcHz ⁽²⁾	Chip Deselect to Output in High-Z		10		11		15		20	ns
tOE	Output Enable to Output Valid		10		11		15		20	ns
toLz ⁽²⁾	Output Enable to Output in Low-Z	2	_	2		2		0	—	ns
tонz ⁽²⁾	Output Disable to Output in High-Z	2	8	2	10	2	15		20	ns
tон	Output Hold from Address Change	5	_	5		5	—	5	—	ns
Write Cy	rcle									-
twc	Write Cycle Time	20	_	25		35	—	45	—	ns
tcw	Chip Select to End-of-Write	15		20		30		40		ns
taw	Address Valid to End-of-Write	15		20		30	—	40	—	ns
tas	Address Set-up Time	0		0		0	—	0	—	ns
twp	Write Pulse Width	15	-	20		30	—	35	—	ns
twr	Write Recovery Time	0		0		0		0	—	ns
tow	Data to Write Time Overlap	11		13		15		20		ns
twnz ⁽²⁾	Write Enable to Output in High-Z		10		11		15		20	ns
tDH	Data Hold from Write Time	0		0		0		0		ns
tow ⁽²⁾	Output Active from End-of-Write	5	_	5		5	_	5	_	ns
NOTES	•		•				•		•	2946 tbl 12

NOTES:

1. 0° to +70°C or -40° to +85°C temperature range only.

2. This parameter is guaranteed by device characterization, but is not production tested.

3. -55°C to +125°C temperature range only.



71256S/L CMOS Static RAM 256K (32K x 8-Bit)

AC Electrical Characteristics (Vcc = 5.0V ± 10%, Military Temperature Ranges)

Military, Commercial, and Industrial Temperature Ranges


2946 tbl 13

AC Electrical Characteristics (Vcc = 5.0V ± 10%, Military Temperature Ranges)										
	Parameter	71256S55 ⁽¹⁾ 71256L55 ⁽¹⁾		71256S70 ⁽¹⁾ 71256L70 ⁽¹⁾		71256S85 ⁽¹⁾ 71256L85 ⁽¹⁾		71256S100 ⁽¹⁾ 71256L100 ⁽¹⁾		
Symbol		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cy	cle									
tRC	Read Cycle Time	55	_	70		85		100		ns
taa	Address Access Time		55		70		85		100	ns
tacs	Chip Select Access Time	—	55		70		85		100	ns
talz ⁽²⁾	Chip Select to Output in Low-Z	5	_	5		5		5		ns
tcHz ⁽²⁾	Chip Deselect to Output in High-Z	_	25		30		35		40	ns
tOE	Output Enable to Output Valid		25		30		35		40	ns
toLz ⁽²⁾	Output Enable to Output in Low-Z	0	_	0		0		0		ns
tонz ⁽²⁾	Output Disable to Output in High-Z	0	25	0	30		35		40	ns
tон	Output Hold from Address Change	5		5		5		5		ns
Write Cy	/cle									
twc	Write Cycle Time	55	_	70		85		100		ns
tcw	Chip Select to End-of-Write	50	_	60		70		80		ns
taw	Address Valid to End-of-Write	50		60		70		80		ns
tas	Address Set-up Time	0		0		0		0		ns
twp	Write Pulse Width	40		45		50		55		ns
twR	Write Recovery Time	0	-	0		0		0		ns
tow	Data to Write Time Overlap	25		30		35		40		ns
twnz ⁽²⁾	Write Enable to Output in High-Z	_	25		30		35		40	ns
tDH	Data Hold from Write Time (WE)	0		0		0		0		ns
tow ⁽²⁾	Output Active from End-of-Write	5	_	5		5		5		ns


NOTES:

-55° to +125°C temperature range only.
This parameter is guaranteed by device characterization, but is not production tested.

Timing Waveform of Read Cycle No. 1⁽¹⁾




Timing Waveform of Read Cycle No. 2^(1,2,4)



2010 011 00

Timing Waveform of Read Cycle No. 2^(1,3,4)




NOTES:


- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected, \overline{CS} is LOW.
- 3. Address valid prior to or coincident with $\overline{\text{CS}}$ transition LOW.
- $4. \ \overline{\mathsf{OE}} \text{ is LOW}.$
- 5. Transition is measured $\pm 200 \text{mV}$ from steady state.



Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)^(1,2,4,6)




Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)^(1,2,4)



NOTES:

- 1. A write occurs during the overlap of a LOW \overline{CS} and a LOW \overline{WE} .
- 2. twe is measured from the earlier of $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going HIGH to the end of the write cycle.
- 3. During this period, I/O pins are in the output state so that the input signals must not be applied.
- 4. If the CS LOW transition occurs simultaneously with or after the WE LOW transition, the outputs remain in a high-impedance state.
- 5. Transition is measured ±200mV from steady state.
- If OE is LOW during a WE controlled write cycle, the write pulse width must be the larger of twp or (twHz +tDw) to allow the I/O drivers to turn off and data to be placed on the bus for the required tDw. If OE is HIGH during a WE controlled write cycle, this requirement does not apply and the minimum write pulse width can be as short as the specified twp. For a CS controlled write cycle, OE may be LOW with no degradation to tcw.





Military, Commercial, and Industrial Temperature Ranges

NOTES:


71256S/L

CMOS Static RAM 256K (32K x 8-Bit)

1. Contact your local sales office for Industrial temp range for other speeds, packages and powers.

2. Green parts available. For specific speeds, packages and powers contact your local sales office.

Ordering Information — Military



RENESAS

71256S/L CMOS Static RAM 256K (32K x 8-Bit)

Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
20	71256L20YG	PJG28	SOJ	С
	71256L20YG8	PJG28	SOJ	С
	71256L20YGI	PJG28	SOJ	I
	71256L20YGI8	PJG28	SOJ	I
25	71256L25DB	CD28	CDI₽	М
	71256L25TDB	SD28	CDIP	М
	71256L25YG	PJG28	SOJ	С
	71256L25YG8	PJG28	SOJ	С
	71256L25YGI	PJG28	SOJ	I
	71256L25YGI8	PJG28	SOJ	I
35	71256L35DB	CD28	CDIP	М
	71256L35TDB	SD28	CDIP	М
	71256L35YG	PJG28	SOJ	С
	71256L35YG8	PJG28	SOJ	С
	71256L35YGI	PJG28	SOJ	I
	71256L35YGI8	PJG28	SOJ	I
45	71256L45DB	CD28	CDIP	М
	71256L45TDB	SD28	CDIP	М
55	71256L55DB	CD28	CDI₽	М
	71256L55TDB	SD28	CDIP	М
70	71256L70DB	CD28	CDIP	М
	71256L70TDB	SD28	CDIP	М
85	71256L85DB	CD28	CDIP	М
	71256L85TDB	SD28	CDIP	М
100	71256L100DB	CD28	CDIP	М
	71256L100TDB	SD28	CDIP	М

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
25	71256S25DB	CD28	CDIP	М
	71256S25TDB	SD28	CDIP	М
35	71256S35DB	CD28	CDIP	М
	71256S35TDB	SD28	CDIP	М
45	71256S45DB	CD28	CDIP	М
	71256S45TDB	SD28	CDIP	М
55	71256S55DB	CD28	CDIP	М
	71256S55TDB	SD28	CDIP	М
70	71256S70DB	CD28	CDIP	М
	71256S70TDB	SD28	CDIP	М
85	71256S85DB	CD28	CDIP	М
	71256S85TDB	SD28	CDIP	М
100	71256S100DB	CD28	CDIP	М
	71256S100TDB	SD28	CDIP	М

Military, Commercial, and Industrial Temperature Ranges

Datasheet Document History

11/4/99:		Updated to new format
	Pg. 1–5, 9	Added Industrial Temperature Range offerings
	Pg. 1	Removed 30, 120, and 150ns military and 45ns commercial speed grade offerings.
	Pg. 2	Removed P28-2 package from DIP/SOJ Top View
	Pg. 3	Removed 30ns and 45ns (Commercial only) speed grade offerings from DC Electrical table
	0	Revised notes and footnotes
	Pg. 5	Removed 30ns speed grade offering from AC Electrical table
	-	Revised notes and footnotes
	Pg. 6	Expressed Military Temperature range on AC Electrical table
	-	Revised notes and footnotes
	Pg. 8	Removed Note 1 and renumbered notes and footnotes
	Pg. 9	Revised Ordering Information and presented by temperature range offering
	Pg. 10	Added Datasheet Document History
08/09/00:		Not recommended for new designs
02/01/01:		Remove "Not recommended for new designs"
11/15/06:	Pg. 3	Changed power limits for commercial and industrial. Refer to PCN SR-0602-03. Added Restricted hazardous
		substance device to ordering information.
11/01/08:	Pg. 2,9	Corrected typo on pin 21 in 32-Pin LCC diagram. Updated the ordering information by removing the "IDT" notation.
04/28/11:	Pg. 1, 2, 5, 9	Added 20ns to Industrial offering. Obsoleted 28-pin 600 mil, 32-pin LCC and Added Tape and Reel to
0 1/20/11	. g, _, o, o	Ordering information and updated description of Restricted hazardous substance device to Green.
09/26/13:	Pg. 1	In the Description: removed IDT's reference to fabrication and removed the sentence "In the full standby
	. 3	mode, the low-power device consumes less than 15µW, typically".
08/06/20:	Pg. 1 - 12	Rebranded as Renesas datasheet
	Pg.1 & 9	Updated Indusrial temp and green availability
	Pg. 2 & 9	Updated package codes
	Pg. 10	Added Orderable Part Information tables
	-	

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.