Description

The device is intended to take 1 or 2 reference clocks, select between them, using a pin or register selection and generate up to 8 outputs that may be the same as the reference frequency or integer-divider versions of it.

The 8P79818 supports two output banks, each with its own divider and power supply. All outputs in one bank would generate the same output frequency, but each output can be individually controlled for output type, output enable or even powered-off.

The device supports a serial port for configuration of the parameters while in operation. The serial port can be selected to use the I²C or SPI protocol. After power-up, all outputs will come up in LVDS mode and may be programmed to other configurations over the serial port. Outputs may be enabled or disabled under control of the OE input pin.

The device can operate over the -40°C to +85°C temperature range.

Features

- Two differential inputs support LVPECL, LVDS, HCSL or LVCMOS reference clocks
	- Accepts input frequencies ranging from 1PPS (1Hz) to 700MHz
- Select which of the two input clocks is to be used as the reference clock for which divider via pin or register selection
	- Switchover will not generate any runt clock pulses on the output
- Generates eight differential outputs or eight LVCMOS outputs, Bank A only
	- Differential outputs selectable as LVPECL, LVDS, CML or **HCSL**
	- Differential outputs support frequencies from 1PPS to 700MHz
	- LVCMOS outputs support frequencies from 1PPS to 200MHz
	- LVCMOS outputs in the same pair may be inverted or in-phase relative to one another
- Outputs arranged in 2 banks of 4 outputs each
	- Each bank supports a separate power supply of 3.3V, 2.5V or 1.8V
	- 1.5V output voltage is also supported for LVCMOS, Bank A only
	- One divider per output bank, supporting divide ratios of 2...511 or divider bypass
- Output enable control pin
	- Output enable or disable will not cause any runt pulses
- **-** Register programmable via I²C / SPI serial port
	- Individual output enables, output type selection and output power-down control bits supported
	- Input mux selection control bit
- Core voltage supply of 3.3V, 2.5V or 1.8V
- -40°C to +85°C ambient operating temperature
- Lead-free (RoHS 6) packaging

Block Diagram

Figure 1: Block Diagram

8P79818 transistor count: 33,394

Pin Assignment

Figure 2: Pin Assignments for 5mm x 5mm 32-Lead VFQFN Package (Top View)

Pin Description and Characteristic Tables

Table 1: Pin Description

Table 1: Pin Description (Cont.)

a. Pull-up (PU) and pull-down (PD) resistors are indicated in parentheses. *Pullup* and *Pulldown* refer to internal input resistors. See [Table 10,](#page-14-0) *DC Input/ Output Characteristics,* for typical values.

b. After power up, the selected CLK input need to be active with up to 10 pulses before output is held at high-impedance.

c. After input reference clock switch, up to two clock pulses may be missed.

Principles of Operation

Input Selection

The 8P79818 supports two input references: CLK0 and CLK1 that may be driven with differential or single-ended clock signals. Either or both may be used as the source frequency for either output divider under control of the CLK_SEL input pin or under register control.

The CLK SEL pin is the default selection mechanism and selects whether both dividers are driven by the CLK0, nCLK0 input (CLK SEL = Low) or by the CLK1, $nCLK1$ input (CLK $SEL = High$).

If the user enables register control via the SEL_REG control bit, then there are 4 selection options available as shown in [Table 2](#page-4-1).

| CLK_SEL [1:0] | | Description |
|----------------------|---|--|
| 0 | 0 | Divider A & B both driven from CLK0 |
| O | | Divider A driven from CLK1 & Divider B driven from CLK0 |
| | Ŋ | Divider A driven from CLK0 & Divider B driven from CLK1 |
| | | Divider A & B both driven from CLK1 |

Table 2: Input Selection Register Control (SEL_REG = 1)

Output Dividers

Each bank of outputs has its own divider. All outputs in the same bank will be driven by that divider and so will all have the same frequency. Divider A supplies the QA output bank and Divider B supplies the QB output bank. Each divider is capable of being driven by the same or a different input frequency. Each divider can pass that input frequency directly to the outputs or to divide it by any integer from 2 up to 511.

Output Drivers

The QA[0:3] and QB[0:3] clock outputs are provided with register-controlled output drivers. By selecting the output drive type in the appropriate register, any of these outputs can support LVCMOS, LVPECL, CML, HCSL or LVDS logic levels.

CML operation supports both a 400mV peak-peak swing and an 800mV peak-peak swing selection.

The operating voltage ranges of each output bank is determined by its independent output power pin $(V_{CCOA}$ or $V_{CCOB})$. Output voltage levels of 1.8V, 2.5V or 3.3V are supported for differential operation and LVCMOS operation. In addition, LVCMOS output operation supports 1.5V V_{CCO} .

A global OE input pin is provided. If the OE pin is negated (Low), then all outputs will be in a high-impedance state. If the OE pin is asserted (High), then each output will behave as indicated by its individual register enable bit. Using the global OE pin to enable or disable outputs will not result in any 'runt' clock pulses on the outputs.

Each output bank may be enabled or disabled using the SYNC_DISx register bit. Using these bits to enable or disable outputs will not result in any 'runt' clock pulses on the outputs.

Individual outputs within a bank may be enabled or disabled using the DIS_Qxm register bits. These bits however may result in 'runt' pulses on the outputs if the output is otherwise enabled, so it is recommended that the entire bank be disabled via the appropriate SYNC_DISx register bit while an individual output is being enabled using the DIS_Qxm bit to avoid a possible 'runt' pulse on the output. If 'runt' pulses are not a concern, then the DIS_Qxm bits may be used directly.

LVCMOS Operation

When a given output is configured to provide LVCMOS levels, then both the Q and nQ outputs will toggle at the selected output frequency. All the previously described configuration and control apply equally to both outputs. Frequency, voltage levels and enable / disable status apply to both the Q and nQ pins.

RENESAS

When configured as LVCMOS, the Q & nQ outputs can be selected to be phase-aligned with each other or inverted relative to one another. Phase-aligned outputs will have increased simultaneous switching currents which can negatively affect phase noise performance and power consumption. It is recommended that use of this selection be kept to a minimum.

Power-Saving Modes

To allow the device to consume the least power possible for a given application, the following functions are included under register control:

- Any unused output can be individually powered-off.
- If either bank is completely unused, all logic, including the dividers for that bank may be completely powered-off.
- Clock gating on logic that is not being used.

Device Start-up Behavior

The device will power-up with all outputs enabled in LVDS mode and all dividers bypassed.

Serial Control Port Description

Serial Control Port Configuration Description

The device has a serial control port capable of responding as a slave in an I^2C or SPI compatible configuration, to allow access to any of the internal registers for device programming or examination of internal status. All registers are configured to have default values. See the specifics for each register for details. Selection of I²C versus SPI protocol will be done via the nI2C/SPI input pin.

SPI Mode Operation

SPI mode can be enabled via pin selection from power-up. The following information assumes SPI mode has been selected.

In a read operation (R/W bit is '1'), data on SDO will be clocked out on the falling edge of SCLK.

In a write operation (R/W bit is '0'), data on SDI will be clocked in on the rising edge of SCLK.

Figure 3: SPI Read Sequencing Diagram

Read (LSB first)

During SPI Write operations, the user may continue to hold nCS low and provide further bytes of data for up to a total of 16 bytes in a single block write. Data is written directly into the appropriate register as it is received.

Figure 4: SPI Write Sequencing Diagram

Figure 5: SPI Read/Write Timing Diagram

Table 3: Timing Characteristics in SPI Mode^[a]

a. Specifications guaranteed by design and characterization.

b. Maximum SCLK trise and tfall = 10ns, and maximum SDO cap = 5pF.

I²C Mode Operation

The I²C interface is designed to fully support v1.0 of the I²C specification for *normal* and *fast* mode operation. The device acts as a slave device on the I²C bus at 100kHz or 400kHz using an address of 110110x (binary), where the value of 'x' is set by the SA0/nCS input pin. The interface accepts byte-oriented block write and block read operations. One address byte specifies the register address of the byte position of the first register to write or read. Data bytes (registers) are accessed in sequential order from the lowest to the highest byte (most significant bit first). Read and write block transfers can be stopped after any complete byte transfer. During a write operation, data will be written to the registers directly as each byte is received.

For full electrical I²C compliance, it is recommended to use external pull-up resistors for SDATA and SCLK. The internal pull-up resistors have a size of $51k\Omega$ typical.

Figure 6: Slave Read and Write Cycle Sequencing

Register Descriptions

Table 4: Register Blocks

Table 5: Device Control Register Bit Field Locations

a. To ensure positive edge alignment, or to ensure alignment across multiple parts driven by the same reference, DIV_SYNC must be held high for a minimum of one rising and one falling edge of the input clock.

Table 6: Bank A Control Register Bit Field Locations

Table 7: Bank B Control Register Bit Field Locations

Table 8: Divide Ratio Register Field Locations

Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the 8P79818 at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 9: Absolute Maximum Ratings

a. V_{CCX} denotes V_{CC} , V_{CCOA} , or V_{CCOB} .

DC Characteristics

Table 10: DC Input/ Output Characteristics

a. V_{CCOx} denotes V_{CCOA} and V_{CCOB} .

Supply Voltage Characteristics ,

Table 11: Power Supply Characteristics, V_{CC} = 3.3V ±5%, V_{EE} = 0V, T_A = -40°C to +85°C^{[a], [b], [c]}

a. Internal dynamic switching current at maximum f_{OUT} is included.

b. All outputs configured for LVEPCL logic levels and not terminated.

c. $V_{CC} \geq V_{CCOA}$ and V_{CCOB} .

Table 12: Power Supply Characteristics, V_{CC} = 2.5V ±5%, V_{EE} = 0V, T_A = -40°C to +85°C^{[a], [b], [c]}

a. Internal dynamic switching current at maximum f_{OUT} is included.

b. All outputs configured for LVEPCL logic levels and not terminated.

c. $V_{CC} \geq V_{CCOA}$ and V_{CCOB} .

Table 13: Power Supply Characteristics, V_{CC} = 1.8V ±5%, V_{EE} = 0V, T_A = -40°C to +85°C^{[a], [b], [c]}

a. Internal dynamic switching current at maximum f_{OUT} is included.

b. All outputs configured for LVEPCL logic levels and not terminated.

c. $V_{CC} \geq V_{CCOA}$ and V_{CCOB} .

Table 14: Output Supply Current, V_{CC} = 3.3V, 2.5V or 1.8V, V_{EE} = 0V, T_A = 25°C^{[a], [b]}

a. All outputs not terminated.

b. $V_{CC} \geq V_{CCOA}$ and V_{CCOB} .

c. Internal dynamic switching current at maximum f_{OUT} is included.

d. V_{CCOx} denotes V_{CCOA} and V_{CCOB} .

DC Electrical Characteristics

Table 15: LVCMOS/LVTTL Control / Status Signals DC Characteristics, V_{EE} = 0V, T_A = -40°C to +85°C

Table 16: Differential Input DC Characteristics, $V_{CC} = 3.3V±5\%$, 2.5V±5% or 1.8V±5%, $V_{EE} = 0V$, T_A = -40°C to +85°C

a. CLKx denotes CLK0, CLK1. nCLKx denotes nCLK0, nCLK1.

b. V_{II} should not be less than -0.3V. V_{IH} should not be higher than V_{CC} .

c. Common mode voltage is defined as the cross-point.

Table 17: LVPECL DC and AC Characteristics, V_{CC} = 3.3V±5%, 2.5V±5% or 1.8V±5%, V_{EE} = 0V, T_A = -40°C to +85°C

a. V_{CCOx} denotes V_{CCOA} and V_{CCOB} .

b. Outputs terminated with 50 Ω to V_{CCOx} – 2V when V_{CCOx} = 3.3V±5% or 2.5V±5%. Outputs terminated with 50 Ω to ground when $V_{CCOx} = 1.8V \pm 5\%$.

c. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

Table 18: LVDS DC and AC Characteristics, $V_{CC} = 3.3V \pm 5%$, 2.5V $\pm 5%$ or 1.8V $\pm 5%$, V_{CCOA} = V_{CCOB} = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%, T_A = -40°C to +85°C

a. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3.nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

Table 19: CML (400mV Swing) DC and AC Characteristics, V_{CC} = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%, V_{CCOA} = V_{CCOB} = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%, T_A = -40°C to +85°C

a. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3.nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

b. V_{CCOx} denotes V_{CCOA} and V_{CCOB} .

Table 20: CML (800mV Swing) DC and AC Characteristics, V_{CC} = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%, V_{CCOA} = V_{CCOB} = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%, T_A = -40°C to +85°C

a. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3.nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

b. V_{CCOx} denotes V_{CCOA} and V_{CCOB} .

Table 21: LVCMOS Clock Outputs DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, 2.5V $\pm 5\%$ or 1.8V $\pm 5\%$, V_{EE} = 0V, T_A = -40°C to +85°C

a. QAm denotes QA0, QA1, QA2, QA3. nQAm denotes nQA0, nQA1, nQA2, nQA3.

Table 22: Input Frequency Characteristics, V_{CC} = 3.3V±5%, 2.5V±5% or 1.8V±5%, T_A = -40°C to +85°C

a. Any deviation from a 50% duty cycle on the input may be reflected in the output duty cycle.

AC Electrical Characteristics

Table 23: AC Characteristics, V_{CC} = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%, V_{CCOA} = V_{CCOB} = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%, T_A = -40°C to +85°C

Table 23: AC Characteristics, V_{CC} = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%, V_{CCOA} = V_{CCOB} = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%, T_A = -40°C to +85°C (Cont.)

a. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

- b. CML denotes CML 400mV and CML 800mV, unless otherwise stated.
- c. V_{CCOx} denotes V_{CCOA} and V_{CCOB} .
- d. This parameter is guaranteed by characterization. Not tested in production.
- e. This parameter is defined in accordance with JEDEC Standard 65.
- f. Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.
- g. This parameter is guaranteed by characterization. Not tested in production.
- h. This parameter is defined in accordance with JEDEC Standard 65.
- i. Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.
- j. Measured using 50% duty cycle on input reference.

Table 24: HCSL AC Characteristics, V_{CC} = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%, V_{CCOA} = V_{CCOB} = 3.3V ±5%, 2.5V ±5% or 1.8V ±5%, T_A = -40°C to +85°C

a. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

- b. V_{CCOx} denotes V_{CCOA} and V_{CCOB} .
- c. Measured from -150mV to +150mV on the differential waveform (derived from Qx minus nQx). The signal must be monotonic through the measurement region for rise and fall time. The 300mV measurement window is centered on the differential zero crossing.
- d. Measurement taken from single ended waveform.
- e. Defined as the maximum instantaneous voltage including overshoot.
- f. Defined as the minimum instantaneous voltage including undershoot.
- g. Measured at crossing point where the instantaneous voltage value of the rising edge of Qm equals the falling edge of nQm.
- h. Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.
- i. Defined as the total variation of all crossing voltages of rising Qm and falling nQm, This is the maximum allowed variance in V_{CROSS} for any particular system.

Table 25: Additive Jitter, V_{CC} = 3.3V, 2.5V or 1.8V, V_{CCOA} = V_{CCOB} = 3.3V, 2.5V, 1.8V or 1.5V (1.5V only supported for LVCMOS outputs), T_A = 25°C

a. All outputs configured for the specific output type, as shown in the table.

b. V_{CCOx} denotes V_{CCOA} and V_{CCOB} .

Applications Information

Recommendations for Unused Input and Output Pins

Inputs:

CLK/nCLK Inputs

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a 1k Ω resistor can be tied from CLK to ground.

LVCMOS Control Pins

All control pins have internal pullups and pulldowns; additional resistance is not required but can be added for additional protection. A 1k Ω resistor can be used.

Outputs:

LVCMOS Outputs

All unused LVCMOS outputs can be left floating. It is recommended that there is no trace attached.

LVPECL Outputs

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with 100Ω across. If they are left floating, there should be no trace attached.

Differential Outputs

All unused Differential outputs can be left floating. It is recommended that there is no trace attached.

Power Dissipation and Thermal Considerations

The 8P79818 is a multi-functional, high speed device that targets a wide variety of clock frequencies and applications. Since this device is highly programmable with a broad range of features and functionality, the power consumption will vary as each of these features and functions is enabled.

The 8P79818 device was designed and characterized to operate within the ambient industrial temperature range of -40°C to +85°C. The ambient temperature represents the temperature around the device, not the junction temperature. When using the device in extreme cases, such as maximum operating frequency and high ambient temperature, external air flow may be required in order to ensure a safe and reliable junction temperature. Extreme care must be taken to avoid exceeding 125°C junction temperature.

The power calculation examples below were generated using a maximum ambient temperature and supply voltage. For many applications, the power consumption will be much lower. Please contact Renesas technical support for any concerns on calculating the power dissipation for your own specific configuration.

Power Domains

The 8P79818 device has a number of separate power domains that can be independently enabled and disabled via register accesses (all power supply pins must still be connected to a valid supply voltage). [Figure 7](#page-25-0) below indicates the individual domains and the associated power pins.

Figure 7: 8P79818 Power Domains

Power Consumption Calculation

Determining total power consumption involves several steps:

1.Determine the power consumption using maximum current values for core voltage from [Table 11](#page-15-0), [Table 12](#page-15-1) and [Table 13, Page 17](#page-16-1) for the appropriate case of how many dividers are enabled.

2.Determine the nominal power consumption of each enabled output path.

a. This consists of a base amount of power that is independent of operating frequency, as shown in [Table 27](#page-27-0) through [Table 43](#page-28-0) (depending on the chosen output protocol).

b. Then there is a variable amount of power that is related to the output frequency. This can be determined by multiplying the output frequency by the FQ Factor shown in [Table 27](#page-27-0) through [Table 43.](#page-28-0)

3.All of the above totals are then summed.

Example Calculations

Table 26: Example 1. Common Customer Configuration (3.3V Core Voltage)

- **•** Core supply current, I_{CC} = 24.7mA (max.)
- Output supply current, Bank A = $0.06 * 125 + 71.615 = 79.115 \text{mA}$
- Output supply current, Bank B = $0.06 * 125 + 71.615 = 79.115 \text{mA}$
- \blacksquare Total device current = 24.7mA + 79.115mA + 79.115mA = 182.93mA
- \blacksquare Total device power = 3.465V $*$ 183.93mA = 633.934mW

With an ambient temperature of 85°C and no airflow, the junction temperature is:

 $T_{\rm J}$ = 85°C + 35.23°C/W $*$ 0.634W = 107.3°C

Thermal Considerations

Once the total power consumption has been determined, it is necessary to calculate the maximum operating junction temperature for the device under the environmental conditions it will operate in. Thermal conduction paths, air flow rate and ambient air temperature are factors that can affect this. The thermal conduction path refers to whether heat is to be conducted away via a heat-sink, via airflow or via conduction into the PCB through the device pads (including the ePAD). Thermal conduction data is provided for typical scenarios in [Table 44, Page 30](#page-29-0). Please contact Renesas for assistance in calculating results under other scenarios.

Current Consumption Data and Equations

Table 27: 3.3V LVDS Output Calculation Table

a. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

Table 28: 2.5V LVDS Output Calculation Table

a. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

Table 29: 1.8V LVDS Output Calculation Table

a. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

Table 30: 3.3V LVPECL Output Calculation Table

a. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

Table 31: 2.5V LVPECL Output Calculation Table

a. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

Table 32: 1.8V LVPECL Output Calculation Table

a. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

Table 33: 3.3V HCSL Output Calculation Table

a. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

Table 34: 3.3V CML Output (400mV) Calculation Table

a. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

Table 35: 2.5V CML Output (400mV) Calculation Table

a. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

Table 36: 1.8V CML Output (400mV) Calculation Table

a. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

Table 37: 3.3V CML Output (800mV) Calculation Table

a. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

Table 38: 2.5V CML Output (800mV) Calculation Table

a. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

Table 39: 1.8V CML Output (800mV) Calculation Table

| CML | FQ_Factor (mA/MHz), per output | Base_Current (mA) |
|------------------------|-----------------------------------|-------------------|
| Qx, nQx ^[a] | 0.02 | 47.334 |

a. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

Table 40: 3.3V LVCMOS Output Calculation Table

a. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

Table 41: 2.5V LVCMOS Output Calculation Table

a. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

Table 42: 1.8V LVCMOS Output Calculation Table

a. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

Table 43: 1.5V LVCMOS Output Calculation Table

a. Qx denotes QA0, QA1, QA2, QA3, QB0, QB1, QB2, QB3. nQx denotes nQA0, nQA1, nQA2, nQA3, nQB0, nQB1, nQB2, nQB3.

RENESAS

Applying the values to the following equation will yield output current by frequency: $(mA) = FQ$ Factor $*$ Frequency (MHz) + Base_Current where:

Qx Current is the specific output current according to output type and frequency

FQ_Factor is used for calculating current increase due to output frequency

Base Current is the base current for each output path independent of output frequency

The second step is to multiply the power dissipated by the thermal impedance to determine the maximum power gradient, using the following equation:

 $T_J = T_A + (\theta_{JA} * \text{Pd}_{total})$

where:

 T_J is the junction temperature (°C)

 T_A is the ambient temperature (°C)

 θ_{JA} is the thermal resistance value from [Table 44, Page 30,](#page-29-0) dependent on ambient airflow (°C/W)

Pd_{total} is the total power dissipation of the 8P79818 under usage conditions, including power dissipated due to loading (W)

Note that for LVPECL outputs the power dissipation through the load is assumed to be 27.95mW. When selecting LVCMOS outputs, power dissipation through the load will vary based on a variety of factors including termination type and trace length. For these examples, power dissipation through loading will be calculated using C_{PD} (found in [Table 10, Page 15\)](#page-14-0) and output frequency:

 $Pd_{\text{OUT}} = C_{\text{PD}} * f_{\text{OUT}} * V_{\text{CCO}}^2$

where:

 Pd_{out} is the power dissipation of the output (W)

 C_{PD} is the power dissipation capacitance (pF)

 $\rm f_{\rm OUT}$ is the output frequency of the selected output (MHz)

 V_{CCO} is the voltage supplied to the appropriate output (V)

Table 44: θ_{JA} vs. Air Flow Table for a 32-lead 5mm x 5mm VFQFN

Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website (see [Ordering Information](#page-30-0) for POD links). The package information is the most current data available and is subject to change without revision of this document.

Marking Diagram

Ordering Information

Table 45: Ordering Information

Table 46: Pin 1 Orientation in Tape and Reel Packaging

Revision History

RENESAS

Package Outline Drawing

Package Code:NLG32P1 32-VFQFPN 5.0 x 5.0 x 0.9 mm Body, 0.5mm Pitch PSC-4171-01, Revision: 04, Date Created: Aug 15, 2022

[©] Renesas Electronics Corporation

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www[.r](https://www.renesas.com)enesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com[/](https://www.renesas.com/contact-us)contact-us/.