Description

The 9DBL07x1 devices are 3.3V members of IDT's Full-Featured PCIe clock family. The 9DBL07x1 devices support PCIe Gen1–4 Common Clocked (CC) and PCIe Separate Reference Independent Spread (SRIS) systems. They offer a choice of integrated output terminations providing direct connection to 85Ω or 100Ω transmission lines. The 9DBL07P1 can be factory programmed with a user-defined power up default SMBus configuration.

Recommended Application

PCIe Gen1–4 clock distribution for Riser Cards, Storage, Networking, JBOD, Communications, Access Points

Output Features

- 7 1-200 MHz Low-Power (LP) HCSL DIF pairs
 - 9DBL0741 default Zout = 100Ω
 - 9DBL0751 default Zout = 85Ω
 - 9DBL07P1 factory programmable defaults
- Easy AC-coupling to other logic families, see IDT application note <u>AN-891</u>.


Key Specifications

- DIF additive cycle-to-cycle jitter < 5ps
- DIF output-to-output skew < 50ps
- Additive phase jitter is 0ps (typical rms) for PCle Gen1–4 CC, SRIS
- Additive phase jitter 111fs rms typ. at 156.25M (1.5M to 10M)

Features/Benefits

- Direct connection to 100Ω (xx41) or 85Ω (xx51) transmission lines; saves 28 resistors compared to standard PCIe devices
- 134mW typical power consumption; eliminate thermal concerns
- VDDIO allows 50% power savings at optional 1.05V; maximum power savings
- SMBus-selectable features allows optimization to customer requirements:
 - control input polarity
 - control input pull up/downs
 - slew rate for each output
 - differential output amplitude
 - output impedance for each output
- Customer defined SMBus power up default can be programmed into P1 device; allows exact optimization to customer requirements
- OE# pins; support DIF power management
- HCSL differential input; can be driven by common clock sources
- Spread Spectrum tolerant; allows reduction of EMI
- Device contains default configuration; SMBus interface not required for device operation
- Three selectable SMBus addresses; multiple devices can easily share an SMBus segment
- Space saving 40-pin 5 x 5mm VFQFPN; minimal board space


Block Diagram



Note: Resistors default to internal on 41/51 devices. P1 devices have programmable default impedances on an output-by-output basis.



Pin Configuration



40-VFQFPN, 5x5mm 0.4mm pin pitch

^v prefix indicates internal 120KOhm pull up *AND* pull down resistor (biased to VDD/2)

v prefix indicates internal 120KOhm pull down resistor

SMBus Address Selection Table

	SADR	Address	+ Read/Write bit
State of SADR on first application of	0	1101011	X
CKPWRGD PD#	M	1101100	X
CINI WINGD_FD#	1	1101101	х

Power Management Table

CKPWRGD PD#	CLK IN	SMBus	OEx# Pin	DIFx			
CKFWKGD_FD#	CLK_IN	OEx bit	OLX# FIII	True O/P	Comp. O/P		
0	X	Х	Х	Low ¹	Low ¹		
1	Running	0	Х	Low ¹	Low ¹		
1	Running	1	0	Running	Running		
1	Running	1	1	Low ¹	Low ¹		

^{1.} The output state is set by B11[1:0] (Low/Low default)

Power Connections

Pin Number			Description
VDD	VDDIO	GND	Description
			Input
5		41	receiver
			analog
11		8	Digital Power
16,25,31	12,17,26,32,39	41	DIF outputs

[^] prefix indicates internal 120KOhm pull up resistor




Pin Descriptions

PIN#	PIN NAME	PIN TYPE	DESCRIPTION
1	vSADR_tri	LATCHED IN	Tri-level latch to select SMBus Address. See SMBus Address Selection Table.
2	^OE6#	IN	Active low input for enabling DIF pair 6. This pin has an internal pull-up resistor. 1 =disable outputs, 0 = enable outputs
3	DIF6	OUT	Differential true clock output
4	DIF6#	OUT	Differential Complementary clock output
5	VDDR3.3	PWR	3.3V power for differential input clock (receiver). This VDD should be treated as an Analog power rail and filtered appropriately.
6	CLK_IN	IN	True Input for differential reference clock.
7	CLK_IN#	IN	Complementary Input for differential reference clock.
8	GNDDIG	GND	Ground pin for digital circuitry
9	SCLK_3.3	IN	Clock pin of SMBus circuitry, 3.3V tolerant.
	SDATA_3.3	I/O	Data pin for SMBus circuitry, 3.3V tolerant.
11	VDDDIG3.3	PWR	3.3V digital power (dirty power)
12	VDDIO	PWR	Power supply for differential outputs
		1 1111	Active low input for enabling DIF pair 0. This pin has an internal pull-down.
13	vOE0#	IN	1 =disable outputs, 0 = enable outputs
14	DIF0	OUT	Differential true clock output
	DIF0#	OUT	Differential Complementary clock output
16	VDD3.3	PWR	Power supply, nominal 3.3V
17	VDDIO	PWR	Power supply for differential outputs
18	DIF1	OUT	Differential true clock output
19	DIF1#	OUT	Differential Complementary clock output
20 21	NC vOE1#	N/A IN	No Connection. Active low input for enabling DIF pair 1. This pin has an internal pull-down.
	DIFO	OUT	1 =disable outputs, 0 = enable outputs
22	DIF2	OUT	Differential true clock output
23	DIF2#	OUT	Differential Complementary clock output
	vOE2#	IN	Active low input for enabling DIF pair 2. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
25	VDD3.3	PWR	Power supply, nominal 3.3V
26	VDDIO	PWR	Power supply for differential outputs
27	DIF3	OUT	Differential true clock output
28	DIF3#	OUT	Differential Complementary clock output
29	vOE3#	IN	Active low input for enabling DIF pair 3. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
30	NC	N/A	No Connection.
31	VDD3.3	PWR	Power supply, nominal 3.3V
32	VDDIO	PWR	Power supply for differential outputs
33	DIF4	OUT	Differential true clock output
34	DIF4#	OUT	Differential Complementary clock output
35	vOE4#	IN	Active low input for enabling DIF pair 4. This pin has an internal pull-down. 1 =disable outputs, 0 = enable outputs
36	DIF5	OUT	Differential true clock output
37	DIF5#	OUT	Differential Complementary clock output
38	vOE5#	IN	Active low input for enabling DIF pair 5. This pin has an internal pull-down.
20	VDDIO	DVAD	1 =disable outputs, 0 = enable outputs
39	VDDIO	PWR	Power supply for differential outputs
40	^CKPWRGD_PD#	IN	Input notifies device to sample latched inputs and start up on first high assertion. Low enters Power Down Mode, subsequent high assertions exit Power Down Mode. This pin has internal
			pull-up resistor.
41	ePAD	GND	Connect paddle to ground.



Test Loads



L = 5 inches

Terminations

Device	Ζο (Ω)	Rs (Ω)
9DBL0741	100	None needed
9DBL0751	100	7.5
9DBL07P1	100	Prog.
9DBL0741	85	N/A
9DBL0751	85	None needed
9DBL07P1	85	Prog.

Alternate Terminations

The 9DBL family can easily drive LVPECL, LVDS, and CML logic. See <u>"AN-891 Driving LVPECL, LVDS, and CML Logic with IDT's "Universal" Low-Power HCSL Outputs"</u> for details.



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9DBL07x1. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx				4.6	V	1,2
Input Voltage	V_{IN}		-0.5		V _{DD} +0.5	V	1,3
Input High Voltage, SMBus	V _{IHSMB}	SMBus clock and data pins			3.9	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	°C	1
Input ESD protection	ESD prot	Human Body Model	2500			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-SMBus Parameters

TA = T_{AMB}: Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

TA = TAMB; Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions								
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES	
SMBus Input Low Voltage	V _{ILSMB}	$V_{DDSMB} = 3.3V$			0.8	V		
SMBus Input High Voltage	V_{IHSMB}	$V_{DDSMB} = 3.3V$	2.1		3.6	V		
SMBus Output Low Voltage	V_{OLSMB}	@ I _{PULLUP}			0.4	V		
SMBus Sink Current	I _{PULLUP}	@ V _{OL}	4			mA		
Nominal Bus Voltage	V_{DDSMB}		2.7		3.6	V		
SCLK/SDATA Rise Time	t _{RSMB}	(Max VIL - 0.15) to (Min VIH + 0.15)			1000	ns	1	
SCLK/SDATA Fall Time	t _{FSMB}	(Min VIH + 0.15) to (Max VIL - 0.15)			300	ns	1	
SMBus Operating Frequency	f _{SMB}	SMBus operating frequency			500	kHz	2,3	

¹ Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Clock Input Parameters

TA = T_{AMB}. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input Crossover Voltage - DIF_IN	V _{CROSS}	Cross Over Voltage	150		900	mV	1
Input Swing - DIF_IN	V _{SWING}	Differential value	300			mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4		8	V/ns	1,2
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$	-5		5	uA	
Input Duty Cycle	d_{tin}	Measurement from differential waveform	45		55	%	1
Input Jitter - Cycle to Cycle	J_{DIFIn}	Differential Measurement	0		125	ps	1

¹ Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 4.6V.

^{2.} The device must be powered up for the SMBus to function.

^{3.} The differential input clock must be running for the SMBus to be active

²Slew rate measured through +/-75mV window centered around differential zero



Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating Conditions

TA = T_{AMB}, Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	VDDx	Supply voltage for core and analog	3.135	3.3	3.465	V	
Output Supply Voltage	VDDIO	Supply voltage for Low Power HCSL Outputs	0.95	1.05-3.3	3.465	V	
Ambient Operating Temperature	T _{AMB}	Industrial range	-40	25	85	°C	
Input High Voltage	V _{IH}	Single-ended inputs, except SMBus	0.75 V _{DDx}		$V_{DDx} + 0.3$	٧	
Input Low Voltage	V_{IL}		-0.3		0.25 V _{DDx}	V	
Input High Voltage	V_{IHtri}		0.75 V _{DDx}		$V_{DD} + 0.3$	V	
Input Mid Voltage	V_{IMtri}	Single-ended tri-level inputs ('_tri' suffix)	0.4 V _{DDx}	0.5 V _{DDx}	0.6 V _{DDx}	V	
Input Low Voltage	V_{ILtri}		-0.3		0.25 V _{DDx}	V	
	I _{IN}	Single-ended inputs, V _{IN} = GND, V _{IN} = VDD	-5		5	uA	
Input Current	I _{INP}	Single-ended inputs $V_{IN} = 0 \text{ V}$; Inputs with internal pull-up resistors $V_{IN} = \text{VDD}$; Inputs with internal pull-down resistors	-50		50	uA	
Input Frequency	F _{IN}		1		200	MHz	2
Pin Inductance	L _{pin}				7	nH	1
	C _{IN}	Logic Inputs, except DIF_IN	1.5		5	pF	1
Capacitance	C _{INDIF_IN}	DIF_IN differential clock inputs	1.5		2.7	pF	1
	C _{OUT}	Output pin capacitance			6	pF	1
Clk Stabilization	T _{STAB}	From V _{DD} Power-Up and after input clock stabilization or de-assertion of PD# to 1st clock			1	ms	1,2
Input SS Modulation Frequency PCIe	f _{MODINPCle}	Allowable Frequency for PCIe Applications (Triangular Modulation)	30		33	kHz	
Input SS Modulation Frequency non-PCIe	f _{MODIN}	Allowable Frequency for non-PCIe Applications (Triangular Modulation)	0		66	kHz	
OE# Latency	t _{LATOE#}	DIF start after OE# assertion DIF stop after OE# deassertion	1		3	clocks	1,3
Tdrive_PD#	t _{DRVPD}	DIF output enable after PD# de-assertion			300	us	1,3
Tfall	t _F	Fall time of single-ended control inputs			5	ns	2
Trise	t _R	Rise time of single-ended control inputs			5	ns	2

¹Guaranteed by design and characterization, not 100% tested in production.

²Control input must be monotonic from 20% to 80% of input swing.

³Time from deassertion until outputs are >200 mV



Electrical Characteristics-DIF Low-Power HCSL Outputs

TA = T_{AMB}. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

7 (IVID, 117)		gg					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	dV/dt	Scope averaging on, fast setting	1.7	2.7	4	V/ns	1,2,3
Siew late	dV/dt	Scope averaging on, slow setting	0.8	1.9	2.8	V/ns	1,2,3
Slew rate matching	∆dV/dt	Slew rate matching		6	20	%	1,4
Voltage High	V_{HIGH}	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	660	783	850	mV	7
Voltage Low	V_{LOW}	averaging on)	-150	-17	150	1111	7
Max Voltage	Vmax	Measurement on single ended signal using		818	1150	mV	7
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	-54		IIIV	7
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	377	550	mV	1,5
Crossing Voltage (var)	Δ-Vcross	Scope averaging off		18	140	mV	1,6

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Current Consumption

TA = T_{AMB.} Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

AIVID, Calplety Terraigne		peraner containers, coo rest Leader or Leading c					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Operating Supply Current	I _{DD}	VDD + VDDR All outputs active @100MHz, 100∆ Loads		12	16	mA	
	I _{DDDIG}	VDDDIG All outputs active @100MHz, 100∆ Loads		0.4	0.8	mA	
	I _{DDIO}	VDDIO All outputs active @100MHz, 100∆ Loads		28	32	mA	
	I _{DDPD}	VDD + VDDR, CKPWRGD_PD#=0		1.4	2	mA	2
Powerdown Current	I _{DDDIGPD}	VDDDIG, CKPWRGD_PD#=0		0.4	0.8	mA	2
	I _{DDIOPD}	VDDIO, CKPWRGD_PD#=0		0.0	0.1	mA	2

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.

² Input clock stopped.



Electrical Characteristics-Output Duty Cycle, Jitter, and Skew Characteristics

TA = T_{AMB}. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

7 (IVID; 11) J		, , , , , , , , , , , , , , , , , , ,					
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Duty Cycle Distortion	t _{DCD}	Measured differentially, 100MHz	-1	-0.1	1	%	1,3
Skew, Input to Output	t _{pd}	V _T = 50%	2200	2982	4000	ps	1
Skew, Output to Output	t _{sk3}	V _T = 50%		43	50	ps	1,4
Jitter, Cycle to cycle	t _{jcyc-cyc}	Additive Jitter		0.1	1	ps	1,2

¹ Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics–Filtered Phase Jitter Parameters - PCle Common Clocked (CC) Architectures 1,5

T_{AMB} = over the specified operating range. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	INDUSTRY LIMIT	UNITS	Notes
	t _{jphPCleG1-CC}	PCIe Gen 1		0.4	2		ps (p-p)	2,3
		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz (PLL BW of 5-16MHz or 8-5MHz, CDR = 5MHz)		0.0	0.1		ps (rms)	2,4
Additive Phase Jitter	T _{jphPCleG2-CC}	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz) (PLL BW of 5-16MHz or 8-5MHz, CDR = 5MHz)		0.24	0.5	n/a	ps (rms)	2,4
	t _{jphPCleG3-CC}	PCIe Gen 3 (PLL BW of 2-4MHz or 2-5MHz, CDR = 10MHz)		0.07	0.15		ps (rms)	2,4
	t _{jphPCleG4-CC}	PCIe Gen 4 (PLL BW of 2-4MHz or 2-5MHz, CDR = 10MHz)		0.07	0.15		ps (rms)	2,4

¹ Applies to all differential outputs, guaranteed by design and characterization.

² Measured from differential waveform

³ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

⁴ All outputs at default slew rate

² Based on PCIe Base Specification Rev4.0 version 0.7draft. See http://www.pcisig.com for latest specifications.

³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

⁴ For RMS values additive jitter is calculated by solving the following equation for b [a^2+b^2=c^2] where a is rms input jitter and c is rms total jitter.

⁵ Driven by 9FGL0841 or equivalent



Electrical Characteristics-Filtered Phase Jitter Parameters - PCle Separate Reference Independent Spread (SRIS) Architectures 1

T_{AMB} = over the specified operating range. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	INDUSTRY LIMIT	UNITS	Notes
	t _{jphPCleG1} -	PCIe Gen 1		TBD			ps (pk-pk)	2,3
	t _{jphPCleG2} - SRIS	PCIe Gen 2 (PLL BW of 16MHz , CDR = 5MHz)		0.3	0.4	Note 5	ps (rms)	2
Additive Phase Jitter	t _{jphPCleG3} -	PCIe Gen 3 (PLL BW of 2-4MHz or 2-5MHz, CDR = 10MHz)		0.03	0.13	Note 5	ps (rms)	2
	t _{jphPCleG4} -	PCIe Gen 4 (PLL BW of 2-4MHz or 2-5MHz, CDR = 10MHz)		TBD			ps (rms)	2

¹ Applies to all differential outputs, guaranteed by design and characterization.

Electrical Characteristics-Unfiltered Phase Jitter Parameters¹

TA = T_{AMB}. Supply Voltages per normal operation conditions, See Test Loads for Loading Conditions

						INDUSTRY		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	LIMIT	UNITS	Notes
Additive Phase Jitter	t _{jph156M}	156.25MHz, 1.5MHz to 10MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz		111		N/A	fs (rms)	2,3
	t _{jph156M12k-}	156.25MHz, 12kHz to 20MHz, -20dB/decade rollover <12kHz, -40db/decade rolloff > 20MHz		272		N/A	fs (rms)	2,3

¹ Applies to all differential outputs, guaranteed by design and characterization.

² Based PCIe Base Specification Rev3.1a filters. These filters are different than Common Clock filters. See http://www.pcisig.com for latest specifications and are not defined for Gen1 or Gen4

³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

⁴ For RMS values, additive jitter is calculated by solving the following equation for b $[a^2+b^2=c^2]$ where a is rms input jitter and c is rms total jitter.

⁵ As of PCIe Base Specification Rev4.0 draft 0.7, SRIS limits are defined as implementation depdendent.

² Driven by Rohde & Schartz SMA100

³ For RMS values, additive jitter is calculated by solving the following equation for b [a²+b²=c²] where a is rms input jitter and c is rms total jitter.



General SMBus Serial Interface Information

How to Write

- · Controller (host) sends a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index Blo	ock '	Write Operation
Controll	er (Host)		IDT (Slave/Receiver)
Т	starT bit		
Slave A	Address		
WR	WRite		
			ACK
Beginning	g Byte = N		
			ACK
Data Byte	Count = X		
			ACK
Beginnir	g Byte N		
			ACK
0		×	
0		X Byte	0
0		е	0
			0
Byte N	+ X - 1		
			ACK
Р	stoP bit		

Note: SMBus Address is Latched on SADR pin. Unless otherwise indicated, default values are for the x41 and xx51. P1 devices are fully factory programmable.

How to Read

- Controller (host) will send a start bit
- · Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- · Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

	Index Block Read Operation						
Cor	ntroller (Host)		IDT (Slave/Receiver)				
Т	starT bit						
SI	ave Address						
WR	WRite						
			ACK				
Begi	nning Byte = N						
			ACK				
RT	Repeat starT						
SI	ave Address						
RD	ReaD						
			ACK				
			Data Byte Count=X				
	ACK						
			Beginning Byte N				
	ACK						
		<u>e</u>	0				
	0	X Byte	0				
	0	×	0				
	0						
			Byte N + X - 1				
N	Not acknowledge						
Р	stoP bit						



SMBus Table: Output Enable Register ¹

Byte 0	Name	Control Function	Type	0	1	Default	
Bit 7	DIF OE5	Output Enable	RW	Low/Low	Enabled	1	
Bit 6	DIF OE4	Output Enable	RW	Low/Low	Enabled	1	
Bit 5	Reserved						
Bit 4	DIF OE3	Output Enable	RW	Low/Low	Enabled	1	
Bit 3	DIF OE2	Output Enable	RW	Low/Low	Enabled	1	
Bit 2	DIF OE1	Output Enable	RW	Low/Low	Enabled	1	
Bit 1	Reserved						
Bit 0	DIF OE0	Output Enable	RW	Low/Low	Enabled	1	

^{1.} A low on these bits will override the OE# pin and force the differential output to the state indicated by B11[1:0] (Low/Low default)

SMBus Table: Output Enable and Output Amplitude Control Register

Byte 1	Name	Control Function	Type	0	1	Default
Bit 7	Reserved					
Bit 6	Reserved					
Bit 5	DIF OE6	Output Enable	RW	Low/Low	Enabled	1
Bit 4	Reserved					
Bit 3		Reserved				1
Bit 2		Reserved				1
Bit 1	AMPLITUDE 1	Controls Output Amplitude	RW	00 = 0.6V	01= 0.68V	1
Bit 0	AMPLITUDE 0	Controls Output Amplitude	RW	10 = 0.75V	11 = 0.85V	0

^{1.} A low on these bits will override the OE# pin and force the differential output to the state indicated by B11[1:0] (Low/Low default)

SMBus Table: DIF Slew Rate Control Register

Byte 2	Name	Control Function	Туре	0	1	Default	
Bit 7	SLEWRATESEL DIF5	Adjust Slew Rate	RW	Slow Setting	Fast Setting	1	
Bit 6	SLEWRATESEL DIF4	Adjust Slew Rate	RW	Slow Setting	Fast Setting	1	
Bit 5	Reserved						
Bit 4	SLEWRATESEL DIF3	Adjust Slew Rate	RW	Slow Setting	Fast Setting	1	
Bit 3	SLEWRATESEL DIF2	Adjust Slew Rate	RW	Slow Setting	Fast Setting	1	
Bit 2	SLEWRATESEL DIF1	Adjust Slew Rate	RW	Slow Setting	Fast Setting	1	
Bit 1	Reserved						
Bit 0	SLEWRATESEL DIF0	Adjust Slew Rate	RW	Slow Setting	Fast Setting	1	

SMBus Table: DIF Slew Rate Control Register

Byte 3	Name	Control Function	Туре	0	1	Default
Bit 7	Reserved					
Bit 6	Reserved					1
Bit 5		Reserved				
Bit 4	Reserved					0
Bit 3		Reserved				0
Bit 2		Reserved				1
Bit 1	Reserved					1
Bit 0	SLEWRATESEL DIF6	Adjust Slew Rate	RW	Slow Setting	Fast Setting	1

Byte 4 is Reserved and reads back 'hFF



SMBus Table: Revision and Vendor ID Register

Byte 5	Name	Control Function	Туре	0	1	Default
Bit 7	RID3		R		0	
Bit 6	RID2	Revision ID	R	B rev =	0	
Bit 5	RID1	Kension in	R	Diev-	0	
Bit 4	RID0		R		1	
Bit 3	VID3		R			0
Bit 2	VID2	VENDOR ID	R	0001	– IDT	0
Bit 1	VID1	V LINDOR ID	R	0001 = IDT		0
Bit 0	VID0		R			1

SMBus Table: Device Type/Device ID

Byte 6	Name	Control Function	Type	0	1	Default
Bit 7	Device Type1	Device Type	R	00 = FGx, 01 = DBx,		1
Bit 6	Device Type0	Device Type	R	10 = DMx, $11 = DBx w/oPLL$		1
Bit 5	Device ID5		R			0
Bit 4	Device ID4		R			0
Bit 3	Device ID3	Device ID	R	000111 bina	ny or 07 boy	0
Bit 2	Device ID2	Device iD	R	000111 billa	0111 binary or 07 hex	
Bit 1	Device ID1		R			1
Bit 0	Device ID0		R			1

SMBus Table: Byte Count Register

				_	4		
Byte 7	Name	Control Function	Type	0	1	Default	
Bit 7	Reserved						
Bit 6	Reserved						
Bit 5	Reserved						
Bit 4	BC4		RW			0	
Bit 3	BC3		RW	Writing to this regist	er will configure how	1	
Bit 2	BC2	Byte Count Programming	RW	many bytes will be r	ead back, default is	0	
Bit 1	BC1		RW	= 8 b	ytes.	0	
Bit 0	BC0		RW			0	

Bytes 8 and 9 are Reserved

SMBus Table: PLL MN Enable, PD_Restore

Ombao Table: 1 EE mit Eliable; 1 B_ttestere									
Byte 10	Name	Control Function	Type	0	1	Default			
Bit 7		Reserved							
Bit 6	Power-Down (PD) Restore Restore Default Config. In PD RW Clear Config in PD Keep Config in PD					1			
Bit 5	Reserved								
Bit 4	Reserved								
Bit 3		Reserved				0			
Bit 2	Reserved								
Bit 1	Reserved								
Bit 0		Reserved				0			



SMBus Table: Impedance Control

Byte 11	Name	Control Function	Type	0	1	Default	
Bit 7	DIF6_imp[1]	Set Zout	RW	00=33 _Ω DIF Zout	10=100 _Ω DIF Zout	see Note	
Bit 6	DIF6_imp[0]	Set Zout	RW	01=85 Ω DIF Zout	11 = Reserved	SEE NOIE	
Bit 5	Reserved						
Bit 4	Reserved						
Bit 3	Reserved						
Bit 2	Reserved						
Bit 1	STP[1]	True/Complement DIF Output	RW	00 = Low/Low	10 = High/Low	0	
Bit 0	STP[0]	Disable State	RW	01 = HiZ/HiZ	11 = Low/High	0	

Note: xx41 = 10, xx51 = 01, P1 = factory programmable.

SMBus Table: Impedance Control

Byte 12	Name	Control Function	Type	0	1	Default
Bit 7	DIF2_imp[1]	Set Zout	RW	00=33 _Ω DIF Zout	10=100 _Ω DIF Zout	
Bit 6	DIF2_imp[0]	Set Zout	RW	01=85 $_{\Omega}$ DIF Zout	11 = Reserved	
Bit 5	DIF1_imp[1]	Set Zout	RW	00=33 _Ω DIF Zout	10=100 _Ω DIF Zout	
Bit 4	DIF1_imp[0]	Set Zout	RW	01=85 _Ω DIF Zout	11 = Reserved	see Note
Bit 3		Reserved				SEE NOIE
Bit 2		Reserved				
Bit 1	DIF0_imp[1]	Set Zout	RW	00=33 _Ω DIF Zout	10=100 _Ω DIF Zout	1
Bit 0	DIF0_imp[0]	36t 20ut	RW	01=85 _Ω DIF Zout	11 = Reserved	

Note: xx41 = 10, xx51 = 01, P1 = factory programmable.

SMBus Table: Impedance Control

Byte 13	Name	Control Function	Type	0	1	Default	
Bit 7	DIF5_imp[1]	Set Zout	RW	00=33 _Ω DIF Zout	$10=100_{\Omega}$ DIF Zout		
Bit 6	DIF5_imp[0]	Set 200t	RW	01=85 _Ω DIF Zout	11 = Reserved		
Bit 5	DIF4_imp[1]	Set Zout	RW	00=33 _Ω DIF Zout	10=100 _Ω DIF Zout		
Bit 4	DIF4_imp[0]	Set 20ut	RW	01=85 _Ω DIF Zout	11 = Reserved	see Note	
Bit 3	Reserved						
Bit 2	Reserved						
Bit 1	DIF3_imp[1]	Set Zout	RW	00=33 _Ω DIF Zout	10=100 _Ω DIF Zout	ı	
Bit 0	DIF3_imp[0]	Set Zout	RW	01=85 $_{\Omega}$ DIF Zout	11 = Reserved		

Note: xx41 = 10, xx51 = 01, P1 = factory programmable.

SMBus Table: Pull-up Pull-down Control

Byte 14	Name	Control Function	Type	0	1	Default	
Bit 7	OE2_pu/pd[1]	Set Pull-up(PuP)/	RW	00=None	10=Pup	0	
Bit 6	OE2_pu/pd[0]	Pull-down(Pdwn)	RW	01=Pdwn	11 = Pup+Pdwn	1	
Bit 5	OE1_pu/pd[1]	Set Pull-up(PuP)/	RW	00=None	10=Pup	0	
Bit 4	OE1_pu/pd[0]	Pull-down(Pdwn)	RW	01=Pdwn	11 = Pup+Pdwn	1	
Bit 3		Reserved				0	
Bit 2		Reserved				1	
Bit 1	OE0_pu/pd[1]	Set Pull-up(PuP)/	RW	00=None	10=Pup	0	
Bit 0	OE0_pu/pd[0]	Pull-down(Pdwn)	RW	01=Pdwn	11 = Pup+Pdwn	1	

Note: These values are for xx41 and xx51. P1 is factory programmable.



SMBus Table: Pull-up Pull-down Control

Byte 15	Name	Control Function	Type	0	1	Default
Bit 7	OE5_pu/pd[1]	Set Pull-up(PuP)/	RW	00=None	10=Pup	0
Bit 6	OE5_pu/pd[0]	Pull-down(Pdwn)	RW	01=Pdwn	11 = Pup+Pdwn	1
Bit 5	OE4_pu/pd[1]	Set Pull-up(PuP)/	RW	00=None	10=Pup	0
Bit 4	OE4_pu/pd[0]	Pull-down(Pdwn)	RW	01=Pdwn	11 = Pup+Pdwn	1
Bit 3		Reserved				0
Bit 2		Reserved				1
Bit 1	OE3_pu/pd[1]	Set Pull-up(PuP)/	RW	00=None	10=Pup	0
Bit 0	OE3_pu/pd[0]	Pull-down(Pdwn)	RW	01=Pdwn	11 = Pup+Pdwn	1

Note: These values are for xx41 and xx51. P1 is factory programmable.

SMBus Table: Pull-up Pull-down Control

Byte 16	Name	Control Function	Type	0	1	Default	
Bit 7	Reserved						
Bit 6	Reserved						
Bit 5	Reserved						
Bit 4	Reserved						
Bit 3	OE6_pu/pd[1]	Set Pull-up(PuP)/	RW	00=None	10=Pup	0	
Bit 2	OE6_pu/pd[0]	Pull-down(Pdwn)	RW	01=Pdwn	11 = Pup+Pdwn	1	
Bit 1	CKPWRGD_PD_pu/pd[1]	CKPWRGD_PD Pull-up(PuP)/	RW	00=None	10=Pup	1	
Bit 0	CKPWRGD_PD_pu/pd[0]	Pull-down(Pdwn) control	RW	01=Pdwn	11 = Pup+Pdwn	0	

Note: These values are for xx41 and xx51. P1 is factory programmable.

Bytes 17 is Reserved and reads back 0h00.

SMBus Table: Polarity Control

Byte 18	Name	Control Function	Type	0	1	Default
Bit 7	OE5_polarity	Sets OE polarity	RW	Enabled when Low	Enabled when High	0
Bit 6	OE4_polarity	Sets OE polarity	Enabled when Low	Enabled when High	0	
Bit 5	Reserved					
Bit 4	OE3_polarity	Sets OE polarity RW Enabled when Low Enabled when		Enabled when High	0	
Bit 3	OE2_polarity	Sets OE polarity	RW	Enabled when Low	Enabled when High	0
Bit 2	OE1_polarity					0
Bit 1	Reserved					
Bit 0	OE0_polarity	Sets OE polarity RW Enabled when Low		Enabled when High	0	


SMBus Table: Polarity Control


Byte 19	Name	Control Function	Туре	0	1	Default		
Bit 7	Reserved							
Bit 6		Reserved						
Bit 5		Reserved						
Bit 4	Reserved							
Bit 3	Reserved							
Bit 2		Reserved				0		
Bit 1	OE6_polarity	OE6_polarity		0				
Bit 0	CKPWRGD_PD	Sets Power Down when Power Down v		Power Down when High	0			



Marking Diagrams

ICS BL0741BI YYWW COO LOT





Notes:

- "LOT" is the lot sequence number.
 "COO" denotes country of origin.
- 3. YYWW is the last two digits of the year and week that the part was assembled.
- 4. Line 2: truncated part number
- 5. "I" denotes industrial temperature range device.


Thermal Characteristics


PARAMETER	SYMBOL	CONDITIONS	PKG	TYP VALUE	UNITS	NOTES
	θ_{JC}	Junction to Case	42 °C/W			1
	θ_{Jb}	Junction to Base		2.4	°C/W	1
Thermal Resistance	$\theta_{JA0\theta}$	Junction to Air, still air	NDG40	39	°C/W	1
memai nesistance	θ_{JA1}	Junction to Air, 1 m/s air flow	NDG40	33	°C/W	1
	θ_{JA3}	Junction to Air, 3 m/s air flow		28	°C/W	1
	θ_{JA5}	Junction to Air, 5 m/s air flow		27	°C/W	1

¹ePad soldered to board

Package Outline and Dimensions (NDG40P2)

RENESAS





SYMB		DIMENSIC	N			
bbb ccc	MIN					
b	0.15	0.20	0.25			
D	5	.00 BSC	•			
Ε	5	.00 BSC				
D2	3.40	3.50	3.60			
E2	3.40	3.50	3.60			
L	0.30	0.40	0.50			
е	C	.40 BSC				
N		40				
ND		10 (n	ote 3)			
NE		10 (n	ote 3)			
Α	0.80	0.90	1.00			
A1	0.00	0.02	0.05			
А3		0.2 REF				
k		0.35 RE	F			
aaa		0.10				
bbb		0.07				
ССС		0.10				
ddd		0.05				
eee		0.08				
fff		0.10				

NOTES:

- 1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- 2 ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.

D	TOLERANCES UNLESS SPECIFIED DECIMAL ANGULAR X±.1 ±1' XX±.05 XXX±.030		×	6024 SILVER CREEK VALLEY ROAD. SAN JOSE, CA 95138 PHONE: (408) 284–8200 FAX: (408) 284–3572			
Α	PPROVALS	DATE	TITLEND/NDG40 PACKAGE OUTLINE				
D	RAWN Mæ	05/31/10	5	.Ó x 5.0 mm BODY,EPA	D 3.50mr	n SQ.	
С	HECKED		0	.40 mm PITCH QFN			
			SIZE	DRAWING No.		REV	
			С	PSC-4292-	-02	00	
		·	DO NOT SCALE DRAWING SHEET			OF 2	


RENESAS



Package

Outline

and Dimensions, cont. (NDG40P2)



RECOMMENDED LAND PATTERN

NOTES:

- 1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.

- 2. TOP DOWN VIEW AS VIEWED ON PCB.
 3. COMPONENT OUTLINE SHOWS FOR REFERENCE IN GREEN.
 4. LAND PATTERN IN BLUE. NSMD PATTERN ASSUMED.
 5. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

TOLERANCES UNLESS SPECIFIED DECIMAL ANGULAR X±.1 ±1' XX±.05 XXX± .030		6024 SILVER CREE VALLEY ROAD. SAI CA 95138 PHONE: (408) 284-39 FAX: (408) 284-39		OAD. SAN (3 408) 284-82	200		
APPRO'		DATE	TITLEND/NDG40 PACKAGE OUTLINE				
DRAWN	mæ	05/31/10	5	5.0 x 5.0 mm BODY,EPAD 3.50mm			n SQ.
CHECKE	D		0.40 mm PITCH QFN				
			SIZE	DRAWING No.			REV
			С	PSC-42	292-	02	00
			DO NO	OT SCALE DRAWING		SHEET 2	OF 2



Ordering Information

Part / Order Number	Output Impedance	Shipping Packaging	Package	Temperature
9DBL0741BKILF	100Ω	Trays	40-pin VFQFPN	-40 to +85° C
9DBL0741BKILFT	10022	Tape and Reel	40-pin VFQFPN	-40 to +85° C
9DBL0751BKILF	85Ω	Trays	40-pin VFQFPN	-40 to +85° C
9DBL0751BKILFT	0322	Tape and Reel	40-pin VFQFPN	-40 to +85° C
9DBL07P1BxxxKlLF	Factory configurable. Contact	Trays	40-pin VFQFPN	-40 to +85° C
9DBL07P1BxxxKILFT	IDT for addtional information.	Tape and Reel	40-pin VFQFPN	-40 to +85° C

[&]quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

Revision History

Rev.	Initiator	Issue Date	Description	Page #
А	RDW	9/19/2016	1. Updated front page text 2. Changed VDDA3.3 pin to VDD3.3, since this part has no PLL 3. Removed references to PLL mode, since this part has no PLL 4. Regrouped IDD values to simplify the table 5. Updated Electrical tables to latest version, including PCIe Gen4 6. Updated ordering information to B rev 7. Corrected readback of SMbus B1[1:0], B3[7], B5[4], B10[7], B16[5] - most of these are reserved bits 8. Updated footnote text under block diagram. 9. Updated block diagram for stylistic consistency. 10. Updated electrical tables with char data, move to final.	Various
В	RDW	9/28/2016	Fixed corrupted ohm symbols in Bytes 11, 12, and 13 register tables	13
C	RDW		Removed reference to differential waveform in slew rate matching spec	7

[&]quot;B" is the device revision designator (will not correlate with the datasheet revision).

[&]quot;xxx" is a unique factory assigned number to identify a particular default configuration.



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.