

Description

The F1958 is part of the Renesas *Glitch-FreeTM* family of DSAs optimized for the demanding requirements of Base Station (BTS) radio cards and numerous other applications. This device is offered in a compact 4 x 4 mm 24-pin package with 50Ω input and output impedance for ease of integration into the radio or RF system.

The F1958 offers very high reliability due to its construction from a monolithic silicon die in a QFN package. The insertion loss is very low with minimal distortion. Additionally, the device is designed to have extremely accurate attenuation levels. These accurate attenuation levels improve system SNR and/or ACLR by ensuring system gain is as close to the targeted level as possible. In addition, the very fast settling time in parallel mode is ideal for fast switching systems. The device uses Renesas' $Glitch\text{-}Free^{TM}$ technology in contrast to competing DSAs.

Competitive Advantage

- Lowest insertion loss for best SNR
- Glitch-Free™ technology to protect power amplifiers or ADC during transitions between attenuation states
- Extremely accurate attenuation levels
- Ultra-low distortion
- MSL1 and 2000 V HBM ESD

Typical Applications


- 3G/4G/4G+ Base Station Systems
- Distributed Antenna Systems, DAS
- Remote Radio Heads
- Active Antenna Systems, AAS Broadband Satellite Equipment
- NFC Infrastructure
- Military Communication Equipment

Features

- Serial and 7-bit parallel interface
- 31.75dB range
- 0.25dB steps
- Glitch-FreeTM: low transient overshoot
- 500ns settling time for 0.25dB steps
- Ultra linear > 63dBm IIP3
- Low insertion loss < 1.7dB at 4GHz
- Attenuation error < ±0.2dB at 4GHz
- Bi-directional RF use
- 3.3V or 5V supply
- -40°C to +105°C operating temperature
- 4 x 4 mm thin 24-QFN package

Block Diagram


Figure 1. Block Diagram





Pin Assignments

Figure 2. Pin Assignments for 4 x 4 x 0.75 mm TQFN Package - Top View



Pin Descriptions

Table 1. Pin Descriptions

| Number | Name | Description |
|---------------|----------|---|
| 1 | D0 | Parallel control pin – 0.25dB. Pull high for attenuation. |
| 2 | V_{DD} | Power supply input. Bypass to ground with capacitors as close as possible to pin. |
| 3 | Vmode | Parallel or serial programming mode pin. Leave open or logic LOW for parallel mode. Logic HIGH for serial mode. |
| 4, 6 - 13, 15 | GND | Internally grounded. These pins must be grounded as close to the device as possible. |
| 5 | RF1 | RF Port 1. Can be used as either the input or output RF (bi-directional). Port must be at 0V DC. An external AC coupling capacitor must be used if there is a DC voltage present. |
| 14 | RF2 | RF Port 2. Can be used as either the input or output RF (bi-directional). Port must be at 0V DC. An external AC coupling capacitor must be used if there is a DC voltage present. |
| 16 | LE | Serial latch enable. |
| 17 | CLK | Serial clock input. |
| 18 | DATA | Serial data input. |
| 19 | D6 | Parallel control pin – 16dB. Pull HIGH for attenuation. [a] |
| 20 | D5 | Parallel control pin – 8dB. Pull HIGH for attenuation. [a] |
| 21 | D4 | Parallel control pin – 4dB. Pull HIGH for attenuation. [a] |
| 22 | D3 | Parallel control pin – 2dB. Pull HIGH for attenuation. [a] |
| 23 | D2 | Parallel control pin – 1dB. Pull HIGH for attenuation. [a] |
| 24 | D1 | Parallel control pin – 0.5dB. Pull HIGH for attenuation. [a] |
| | – EPAD | Exposed paddle. Internally connected to ground. Solder this exposed paddle to a printed circuit board (PCB) pad that uses multiple ground vias to provide heat transfer out of the device into the PCB ground planes. These multiple ground vias are also required to achieve the specified RF performance. |

[[]a] There is a $500k\Omega$ pull-down resistor to ground.



Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the F1958 at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 2. Absolute Maximum Ratings

| Parameter | Symbol | Minimum | Maximum | Units |
|--|---------------------|---------|---------------------------------------|-------|
| Power Supply Voltage | V_{DD} | -0.3 | 5.8 | V |
| V _{MODE} , DATA, CLK, LE, D[6:0] | Vctrl | -0.3 | Lower of (V _{DD} +0.25, 5.8) | V |
| RF1, RF2 | V_{RF} | -0.3 | 0.3 | V |
| Maximum RF Input Power to RF1 or RF2 (> 100 MHz) | P _{MAX} | | +34 | dBm |
| Junction Temperature | T _{JMAX} | | +150 | °C |
| Storage Temperature Range | Tstor | -65 | +150 | °C |
| Lead Temperature (soldering, 10s) | T_{LEAD} | | +260 | °C |
| Electrostatic Discharge – HBM (JEDEC/ESDA JS-001-2012) | Vesdhmb | | 2000 (Class 2) | V |
| Electrostatic Discharge – CDM (JEDEC 22-C101F) | V _{ESDCDM} | | 1000 (Class C3) | V |




Recommended Operating Conditions

Table 3. Recommended Operating Conditions

| Parameter | Symbol | Condition | Minimum | Typical | Maximum | Units |
|-----------------------------|------------------|---|---------|---------|--------------|-------|
| Power Supply Voltage | V_{DD} | | 3.0 | | 5.5 | V |
| Operating Temperature Range | T _{EP} | Exposed paddle | -40 | | +105 | °C |
| RF Frequency Range | f _{RF} | | 0.001 | | 6 | GHz |
| Maximum Input Power | P _{MAX} | RF1 or RF2 | | | See Figure 3 | dBm |
| RF Peak Input Power | Рреак | RF1 Port, $V_{DD} = 3.3V$, $T_{EP} = 85^{\circ}C$, $f_{RF} > 500MHz$, WCDMA, 3GPP, Downlink, 64 DPCH, Chip rate =3.84MSPS, Avg. $P_{IN} = +22dBm$ | | | | |
| | | 1% | | | 28.9 | |
| | | 0.1 % | | | 30.7 | dBm |
| | | 0.01 % | | | 32.3 | ubili |
| | | 0.001 % | | | 33.2 | |
| RF1 Port Impedance | Z 1 | | | 50 | | Ω |
| RF2 Port Impedance | Z ₂ | | | 50 | | Ω |

Figure 3. Maximum Operating CW Input Power vs. Input Frequency





Electrical Characteristics - Part 1

Table 4. Electrical Characteristics - Part 1

Specifications apply at $V_{DD} = 3.3V$, $T_{EP} = 25$ °C, $f_{RF} = 2GHz$, LSB = 0.25dB steps and Evaluation Board (EVKit) trace and connector losses are de-embedded, unless otherwise noted. Minimum attenuation D[6:0] = [0000000], Maximum attenuation D[6:0] = [11111111].

| Parameter | Symbol | Condition | Minimum | Typical | Maximum | Units |
|---|-----------------------------------|---|--------------------|---------|---------|-----------|
| Logic Input HIGH | V _{IH} | All logic pins | 2.6 ^[a] | | 5.5 | V |
| Logic Input LOW | V_{IL} | All logic pins | 0 | | 1 | V |
| Logic Current | I _{IH} , I _{IL} | | -15 | | +15 | μA |
| DC Current | 1 | $V_{DD} = 3.3V$ | | 250 | 400 | |
| DC Current | I _{DD} | $V_{DD} = 5.5V$ | | 310 | | μA |
| Attenuation Range | | No missing codes | | 31.75 | | dB |
| | | f _{RF} < 4.0GHz | | 0.25 | | |
| Minimum Gain Step for Monotonicity | LSB | f _{RF} < 6.0GHz | | 0.50 | | dB |
| | | $f_{RF} < 8.0GHz$ | | 1.00 | | |
| | | Max to min attenuation to settle to within 0.5dB of final value | | 1.2 | | |
| DSA Settling Time [b] | tsет | Min to max attenuation to settle to within 0.5dB of final value | | 2.0 | | μs |
| Maximum Video Feed-Through | VID _{FT} | Measured with 10ns rise time, 0V to 3.3V control pulse | | 10 | | mV_{pp} |
| Maximum Spurious Level on any RF Port [c] | SPUR _{MAX} | Unused RF ports terminated into 50Ω | | -118 | | dBm |
| Serial Clock Speed | f _{CLK} | | | | 10 | MHz |
| Parallel to Serial Setup | t _{PS} | | 100 | | | ns |
| Serial Data Hold Time | t _H | | 10 | | | ns |
| LE Delay | | Time from final serial clock rising edge | 10 | | | ns |
| Maximum Switch Rate | SWrate | | | 25 | | kHz |

[[]a] Specifications in the minimum/maximum columns that are shown in **bold italics** are confirmed by test. Specifications in these columns that are not shown in bold italics are confirmed by design characterization.

[[]b] Speeds are measured after SPI programming is completed (data latched with LE = LOW to HIGH transition).

[[]c] Spurious due to on-chip negative voltage generator. Typical generator fundamental frequency is 2.2MHz.



Electrical Characteristics - Part 2

Table 5. Electrical Characteristics - Part 2

Specifications apply at $V_{DD} = 3.3V$, $T_{EP} = 25$ °C, $f_{RF} = 2$ GHz, LSB = 0.25dB steps and Evaluation Board (EVKit) trace and connector losses are de-embedded, unless otherwise noted. Minimum attenuation D[6:0] = [0000000], Maximum attenuation D[6:0] = [11111111].

| Parameter Symbol | | Condition | Minimum | Typical | Maximum | Units | |
|---------------------------------|-----------------|--|---------|----------------|--------------------|-------|--|
| | | $1MHz \le f_{RF} \le 1GHz$ | | 1.1 | 1.5 | | |
| | | 1GHz < f _{RF} ≤ 2GHz | | 1.3 | 1.8 ^[a] | ٩D | |
| Insertion Loss | IL | 2GHz < f _{RF} ≤ 3GHz | | 1.5 | 1.9 | | |
| IIISEI IIOH LOSS | IL | 3GHz < f _{RF} ≤ 4GHz | | 1.6 | 2.2 | dB | |
| | | 4GHz < f _{RF} ≤ 5GHz | | 1.9 | 2.6 | | |
| | | 5GHz < f _{RF} ≤ 6GHz | | 2.6 | 3.0 | | |
| | | f _{RF} = 1GHz | | 12 | | | |
| Relative Phase Between the | ф | $f_{RF} = 2GHz$ | | 25 | | dog | |
| Minimum and Maximum Attenuation | Φ_{Δ} | f _{RF} = 4GHz | | 50 | | deg | |
| | | f _{RF} = 6GHz | | 70 | | | |
| Step Error | DNL | Maximum error between any two adjacent attenuation levels | | 0.15 | 0.28 | dB | |
| Absolute Attenuation From | INL | Max. error for state 19.75dB, f _{RF} = 2000MHz | -0.5 | | +0.5 | ٩D | |
| Absolute Attenuation Error | IIVL | Max. error, over all states f _{RF} = 2000MHz | -0.8 | -0.25 +0.08 | +0.5 | · dB | |
| | | $1MHz \le f_{RF} \le 2GHz$ | | 20 | | | |
| RF1 Port Return Loss | RL_1 | 2GHz < f _{RF} ≤ 4GHz | | 17 | | dB | |
| | | 4GHz < f _{RF} ≤ 6GHz | | 13 | | | |
| | | $1MHz \le f_{RF} \le 2GHz$ | | 20 | | dB | |
| RF2 Port Return Loss | RL_2 | 2GHz < f _{RF} ≤ 4GHz | | 16 | | | |
| | | $4GHz < f_{RF} \le 6GHz$ | | 12 | | | |

[[]a] Specifications in the minimum/maximum columns that are shown in **bold italics** are confirmed by test. Specifications in these columns that are not shown in bold italics are confirmed by design characterization.



Electrical Characteristics - Part 3

Table 6. Electrical Characteristics - Part 3

Specifications apply at $V_{DD} = 3.3V$, $T_{EP} = 25$ °C, $f_{RF} = 2GHz$, LSB = 0.25dB steps and Evaluation Board (EVKit) trace and connector losses are de-embedded, unless otherwise noted. Minimum attenuation D[6:0] = [0000000], Maximum attenuation D[6:0] = [1111111].

| Parameter | Symbol | Condition | Minimum | Typical | Maximum | Units | |
|-----------------------------|---------------------|--|---------|---------|---------|-------|--|
| | | P _{IN} = +19dBm per tone 50MHz tone separation | | | | | |
| | | Attn = 0.00dB | | 64 | | | |
| | | Attn = 15.75dB | | 64 | | dBm | |
| | | Attn = 31.75dB | | 64 | | | |
| Input IP3 | | P _{IN} = +16dBm per tone 1MHz tone separation | | | | | |
| | | $f_{RF} = 0.7GHz$ | 60 [a] | 63.3 | | | |
| | | f _{RF} = 1.8GHz | 60 | 63.7 | | dBm | |
| | | f _{RF} = 2.2GHz | 60 | 63.4 | | UDIII | |
| | | $f_{RF} = 2.6GHz$ | 60 | 63.7 | | 1 | |
| Input 0.1dB Compression [b] | IP _{0.1dB} | | | 35 | | dBm | |

[[]a] Specifications in the minimum/maximum columns that are shown in **bold italics** are confirmed by test. Specifications in these columns that are not shown in bold italics are confirmed by design characterization.

[[]b] The input 0.1dB compression point is a linearity figure of merit. Refer to the Recommended Operating Conditions section and Figure 3 for the maximum operating power levels.



Thermal Characteristics

Table 7. Package Thermal Characteristics

| Parameter | Symbol | Value | Units |
|---|------------------|-------|-------|
| Junction to Ambient Thermal Resistance | $	heta_{\sf JA}$ | 42 | °C/W |
| Junction to Case Thermal Resistance (case is defined as the exposed paddle) | Өлс-вот | 8 | °C/W |
| Moisture Sensitivity Rating (Per J-STD-020) | | MSL 1 | |

Typical Operating Conditions (TOC)

- V_{DD} = 3.3V
- $Z_L = Z_S = 50\Omega$
- $T_{EP} = 25$ °C
- $f_{RF} = 2.0GHz$
- Attenuation setting = 0 dB = D[6:0] =[0000000]
- $P_{in} = +16dBm / tone$
- 50MHz tone spacing
- All temperatures are referenced to the exposed paddle
- Evaluation Kit traces and connector losses are de-embedded



Typical Performance Characteristics

Figure 4. Insertion Loss vs Frequency




Figure 6. Input Return Loss vs Frequency
[All States]




Figure 8. Output Return Loss vs Frequency
[All States]




Figure 5. Insertion Loss vs Attenuator Setting




Figure 7. Input Return Loss vs Attenuator Setting




Figure 9. Output Return Loss vs Attenuator Setting






Figure 10. Worst Case Absolute Accuracy vs Frequency [LSB = 0.25dB]




Figure 12. Worst Case Absolute Accuracy vs Frequency [LSB = 0.50dB]




Figure 14. Worst Case Absolute Accuracy vs Frequency [LSB = 1.00dB]




Figure 11. Absolute Accuracy vs Attenuator Setting [LSB = 0.25dB]




Figure 13. Absolute Accuracy vs Attenuator Setting [LSB = 0.50dB]




Figure 15. Absolute Accuracy vs Attenuator Setting [LSB = 1.00dB]






Figure 16. Worst Case Step Accuracy vs Frequency [LSB = 0.25dB]




Figure 18. Worst Case Step Accuracy vs Frequency [LSB = 0.50dB]




Figure 20. Worst Case Step Accuracy vs Frequency [LSB = 1.00dB]




Figure 17. Step Accuracy vs Attenuator Setting [LSB = 0.25dB]




Figure 19. Step Accuracy vs Attenuator Setting [LSB = 0.50dB]




Figure 21. Step Accuracy vs Attenuator Setting [LSB = 1.00dB]






Figure 22. Relative Insertion Phase vs Frequency [All States]




Figure 24. Attenuation vs Frequency [All States]




Figure 26. Insertion Loss vs Frequency [0dB]




Figure 23. Relative Insertion Phase vs Attenuator Setting




Figure 25. Attenuation vs Attenuator Setting




Figure 27. Evaluation Board Insertion Loss






Figure 28. Input IP3 vs Frequency [0dB]




Figure 30. Compression vs Input Power [2GHz]




Figure 31. Typical Switching Time for a 0.25dB Attenuation Transition




Figure 29. Input IP3 vs Attenuation [2GHz]





Figure 32. Switching Time between Maximum and Minimum Attenuation





Programming

The F1958 can be programmed using either the parallel or the serial mode, which is selectable via V_{MODE} (pin 3). The serial mode is selected by pulling V_{MODE} to a logic HIGH, and the parallel mode is selected by floating V_{MODE} or setting it to logic LOW.

Serial Mode

F1958 Serial Mode is selected by pulling V_{MODE} to a logic HIGH. The serial interface uses a 8-bit word with only 7 bits used. The serial word is shifted in LSB (D0) first. When serial programming is used, all the parallel control input pins (1, 19 - 24) must be grounded.

Table 8. 7-Bit SPI Word Sequence

| Data Bit | Symbol |
|----------|---------------------------------|
| D7 | Not Used |
| D6 | Attenuation 16 dB Control Bit |
| D5 | Attenuation 8 dB Control Bit |
| D4 | Attenuation 4 dB Control Bit |
| D3 | Attenuation 2 dB Control Bit |
| D2 | Attenuation 1 dB Control Bit |
| D1 | Attenuation 0.5 dB Control Bit |
| D0 | Attenuation 0.25 dB Control Bit |

Table 9. Truth Table for Serial Control Word

| D7 (MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0 (LSB) | Attenuation (dB) |
|----------|----|----|----|----|----|----|----------|------------------|
| Х | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Χ | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0.25 |
| Χ | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0.5 |
| Χ | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| Χ | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 2 |
| Χ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 4 |
| Χ | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 8 |
| Χ | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 16 |
| Χ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 31.75 |

In the Serial Mode, the F1958 is programmed via the serial port on the rising edge of Latch Enable (LE). It is required that LE be kept logic LOW until all data bits are clocked into the shift register. The F1958 will change attenuation state after the data word is latched into the active register. Refer to Figure 33.



Figure 33. Serial Register Timing Diagram




Table 10. SPI Timing Diagram Values for the Serial Mode

| Parameter | Symbol | Test Condition | Min | Typical | Max | Units |
|---|------------------|----------------|-----|---------|-------------------|-------|
| CLK Frequency | f _C | | | | 25 ^[a] | MHz |
| CLK HIGH Duration Time | t _{сн} | | 20 | | | ns |
| CLK LOW Duration Time | t _{CL} | | 20 | | | ns |
| DATA to CLK Setup Time | ts | | 10 | | | ns |
| CLK Period [b] | t _P | | 40 | | | ns |
| CLK to Data Hold Time | t _H | | 10 | | | ns |
| Final CLK Rising Edge to LE Rising Edge | t _{CLS} | | 10 | | | ns |
| LE to CLK Setup Time | tls | | 10 | | | ns |
| LE Trigger Pulse Width | t∟ | | 10 | | | ns |
| LE Trigger to CLK Setup Time [c] | tLC | | 10 | | | ns |

[[]a] CLK speeds up to 10MHz are applicable at VIL = 1V. CLK speeds > 10MHz and up to the max CLK frequency (25MHz) are applicable at VIL levels ≤ 0.5V.

Serial Mode Default Startup Condition

When the device is first powered up, it will default to the maximum attenuation of 31.75dB independent of the V_{MODE} and parallel pin [D6:D0] conditions.

Table 11. Default Setting Truth Table for Serial Control Word

| D7 (MSB) | D6 | D5 | D4 | D3 | D2 | D1 | D0 (LSB) | Attenuation (dB) |
|----------|----|----|----|----|----|----|----------|------------------|
| Х | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 31.75 |

[[]b] $(t_{CH} + t_{CL}) \ge 1/f_{C}$.

[[]c] Once all desired data has been clocked in, LE must transition from LOW to HIGH after the minimum setup time t_{LC} and before any further CLK signals.



Parallel Control Mode

For the F1958, the user has the option of running in one of two parallel modes. Direct Parallel Mode or Latched Parallel Mode.

Direct Parallel Mode

Direct Parallel Mode is selected when V_{MODE} is floating or a logic LOW and LE is a logic HIGH. In this mode, the device will immediately react to any voltage changes on the parallel control pins (1, 19 - 24). Use Direct Parallel Mode for the fastest settling time. The serial pins, CLK and DATA, can be either grounded or left opened in the Parallel Mode.

Latched Parallel Mode

Latched Parallel Mode is selected when V_{MODE} is floating or a logic LOW and LE is toggled from logic LOW to HIGH. To utilize Latched Parallel Mode:

- Set V_{MODE} to logic LOW or leave floating.
- Set LE to logic LOW.
- Adjust pins (1, 19 24) to the desired attenuation setting. (Note the device will not react to these pins while LE is a logic LOW).
- Set LE to a logic HIGH. The device will then transition to the attenuation settings reflected by pins D6 D0.
- If LE is set to a logic LOW then the attenuator will not change state.

The truth table for the Parallel Mode is identical for bits D6 to D0 as shown in the Serial Mode truth table; see Table 9.

Figure 34. Latch Parallel Timing Diagram




Table 12. Latched Parallel Timing Diagram Values

| Parameter | Symbol | Min | Max | Units |
|------------------------------------|------------------|-----|-----|-------|
| Serial to Parallel Mode Setup Time | tsps | 100 | | ns |
| Parallel Data Hold Time | t _{PDH} | 10 | | ns |
| LE Minimum Pulse Width | t _{LE} | 10 | | ns |
| Parallel Data Setup Time | t _{PDS} | 10 | | ns |



Evaluation Kit Picture

Figure 35. Top View





Figure 36. Bottom View





Evaluation Kit / Applications Circuit

Figure 37. Electrical Schematic






Table 13. Bill of Material (BOM)

| Part Reference | QTY | Description Manufacture | | Manufacturer |
|--------------------|-----|--|--------------------|-----------------|
| C1 - C8, C11 - C13 | 11 | 100pF ±5%, 50V, C0G Ceramic Capacitor (0402) GRM1555C1H101J | | MURATA |
| C9, C15 | 2 | 1000pF ±5%, 50V, C0G Ceramic Capacitor (0402) GRM1555C1H102J | | MURATA |
| C10, C14 | 2 | 10nF ±5%, 50V, X7R Ceramic Capacitor (0603) | GRM188R71H103J | MURATA |
| R14 | 1 | 0Ω Resistors (0402) | ERJ-2GE0R00X | PANASONIC |
| R1 - R8, R11 - R13 | 11 | 100Ω ±1%, 1/10W, Resistor (0402) | ERJ-2RKF1000X | PANASONIC |
| R9 | 1 | 10kΩ ±1%, 1/10W, Resistor (0402) | ERJ-2RKF1002X | PANASONIC |
| J5, J7, J8 | 3 | CONN HEADER VERT SGL 2 X 1 POS GOLD | 961102-6404-AR | 3M |
| J10 | 1 | CONN HEADER VERT SGL 4 X 2 POS GOLD | 67997-108HLF | Amphenol FCI |
| J6 | 1 | CONN HEADER VERT SGL 10 X 1 POS GOLD 961110-6404-A | | 3M |
| J1 - J4, J11 | 5 | Edge Launch SMA (0.375 inch pitch ground, tab) 142-0701-851 | | Emerson Johnson |
| SW1 | 1 | SWITCH 8 POSITION DIP SWITCH KAT1108E | | E-Switch |
| U1 | 1 | DSA | F1958NBGK | Renesas (IDT) |
| | 1 | Printed Circuit Board | F1958 EVKit Rev 01 | Renesas (IDT) |
| J9, R10 | | Do Not Populate (DNP) | | |




Evaluation Kit Operation

Power Supply Setup

Set up a power supply in the voltage range of 3.0V to 5.5V with the power supply output disabled. The voltage can be applied via one of the following connections (see Figure 38):

- J11 connector
- J5 header connection (note the polarity of the GND pin on this connector)
- Pin 9 (V_{DD}) and pin 10 (GND) on the J6 header connection

Figure 38. Power Supply Connections



Parallel Logic Control Setup


The Evaluation Board has the ability to control the F1958 in the Parallel Mode. For external control, apply logic voltages to the J6 header pins 1 through 7 (see Figure 39). For manual control, switches 1 through 7 on SW1 can be set. The switch is a three-position switch. The bottom position, "-" will ground the pin. The center position "O" will leave the pin open circuited. Setting the switch to the top position "+" will apply a voltage that is supplied to the switch.

The logic voltage can be applied in one of three ways:

- Apply a voltage through a SMA connector (J9). This connector is not supplied.
- Apply a voltage on pin 2 of the J7 header connector.
- Short out the two header connectors, J7 and J8, so a resistor divider will generate the correct logic voltage from the power supply on the Evaluation Board. The logic voltage will be V_{DD}.



Figure 39. Parallel Logic Voltage Connections




Serial Logic Control Setup

The Evaluation Board has the ability to control the F1958 in the Serial Mode. Connect the serial controller to the J10 header connection as shown in Figure 40. To use the Serial Mode, set SW1 switch 8 to the "+" or "O" position.

The attenuation setting can be programmed according to Table 9.

Figure 40. Serial Logic Connections



Power-On Procedure

Set up the voltage supplies and Evaluation Board as described in the "Power Supply Setup" section and either the "Parallel Logic Control Setup" or "Serial Logic Control Setup" sections above.

- Enable the power supply.
- Enable the proper attenuation setting according to Table 9.

Power-Off Procedure

- Set the logic control pins to a logic LOW.
- Disable the power supply.



Application Information

Digital Pin Voltage and Resistance Values

Table 14 provides the open-circuit DC voltage referenced to ground and resistance values for each of the control pins listed.

Table 14. Digital Pin Voltages and Resistance


| Pin | Name | Open Circuit DC Voltage | Internal Connection |
|---------------|-----------------------------------|-------------------------|------------------------------------|
| 3, 16, 17, 18 | V _{MODE} , LE, CLK, DATA | 0V | 500k $Ω$ pull-down resistor to GND |
| 1, 19 - 24 | D0, D6 – D1 | 0V | 500k $Ω$ pull-down resistor to GND |

Power Supplies

A common power supply should be used for all pins requiring DC power. All supply pins should be bypassed with external capacitors to minimize noise and fast transients. Supply noise can degrade the noise figure and fast transients can trigger ESD clamps and cause them to fail. Supply voltage changes or transients should have a slew rate smaller than 1V/20µs. In addition, all control pins should remain at 0V (+/-0.3V) while the supply voltage ramps or while it returns to zero.

If control signal integrity is a concern and clean signals cannot be guaranteed due to overshoot, undershoot, ringing, etc., the following circuit at the input of each control pin is recommended. This applies to pins for the SPI (16, 17, 18), parallel (1, 19-24) and V_{MODE} pin (3) as shown below. Note the recommended resistor and capacitor values do not necessarily match the EVKit BOM for the case of poor control signal integrity. For multiple devices driven by a single control line, the component values will need to be adjusted accordingly so as not to load down the control line.

Figure 41. Control Pin Interface for Signal Integrity





Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website (see Ordering Information for POD links). The package information is the most current data available and is subject to change without revision of this document.

Ordering Information

| Orderable Part Number | Package | MSL Rating | Shipping Packaging | Temperature |
|-----------------------|--|------------|--------------------|-----------------|
| F1958NBGK | 4 x 4 x 0.75 mm <u>24-QFN</u> | 1 | Tray | -40°C to +105°C |
| F1958NBGK8 | 4 x 4 x 0.75 mm <u>24-QFN</u> | 1 | Reel | -40°C to +105°C |
| F1958EVB | Evaluation Board | | | |
| F1958EVS | Evaluation Solution including the Evaluation Board, Controller Board, and cable. The Evaluation Software is available for download on the <u>F1958</u> product page. | | | |

Marking Diagram

F1958 NBGK Z1716AAG



- Line 1 and 2 are the part number.
- Line 3 "Z" indicates the die version.
- Line 3 "yyww" = 1716 has two digits for the year and week that the part was assembled.
- Line 3 "NG" denotes Assembly Lot number.


Revision History


| Revision Date | Description of Change | | |
|--------------------|---|--|--|
| March 11, 2022 | Updated CLK conditions under Table 10. | | |
| September 14, 2020 | Updated spec table maximum limits in Table 5. | | |
| November 13, 2019 | 2019 Updated J10 connector on Evaluation Schematic to show all 8 pins (previously only 4 were displayed). | | |
| August 22, 2018 | Absolute Attenuator Error minimum value changed from -0.4 dB to -0.5 dB. | | |
| March 26, 2018 | Initial release | | |


Package Outline Drawing



Package Code:NBG24P3 24-VFQFPN 4.0 x 4.0 x 0.75 mm Body, 0.50 mm Pitch PSC-4313-03, Revision: 02, Date Created: Jul 20, 2023







RECOMMENDED LAND PATTERN (PCB Top View, NSMD Design)

NOTES:

- 1. JEDEC compatible.
- 2. All dimensions are in mm and angles are in degrees.
- 3. Use ± 0.05 mm for the non-toleranced dimensions.
- 4. Numbers in () are for references only.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.