

# **Description**

The F2480 is a 400 to 3000 MHz RF Analog Variable Gain Amplifier (AVGA) that can be used in receivers, transmitters and other applications. Either the amplifier or voltage variable attenuator (VVA) can be configured as the first stage in the cascade.

The F2480 RF AVGA provides 12dB typical maximum cascade gain (no attenuation) with 4.3dB noise figure (amplifier as first stage) and 36dB gain adjustment designed to operate with a single +5V supply. Nominally, the amplifier offers +41.5dBm output IP3 using 106mA of Icc.

This device is packaged in a 5 x 5 mm, 32-pin TQFN with  $50\Omega$ single-ended RF input and RF output impedances for ease of integration into the signal-path lineup.

# Competitive Advantage

The F2480 RF AVGA provides very high-performance by combining a silicon VVA & a *Zero-Distortion™* RF amplifier in a single, compact TQFN package. Because of the superb VVA IP3 performance over its full attenuation range, the VVA can be placed after the amplifier while yielding the desired cascaded OIP3 performance. Utilizing IDT's technology, the resultant RF AVGA provides +41.5dBm OIP3 performance at 900MHz. The device is internally matched so there is no need to optimize external matching elements.

# Typical Applications

- Multi-mode, Multi-carrier Receivers
- PCS1900 Base Stations
- DCS1800 Base Stations
- WiMAX and LTE Base Stations
- UMTS/WCDMA 3G Base Stations
- PHS/PAS Base Stations
- Point to Point Infrastructure
- Public Safety Infrastructure
- Broadband Repeaters
- GPS Receivers
- Distributed Antenna Systems
- Cable Infrastructure
- Digital Radio

## Features

- 400 to 3000 MHz (Amplifier Range)
- 50 to 6000 MHz (Attenuator Range)
- 12dB typical cascaded max gain
- 36dB continuous gain range
- Excellent linearity +41.5dBm OIP3
- Noise Figure 4.3dB
- $I_{CC}$  = 106mA
- 1.2mA Amplifier Standby Current
- Bi-directional attenuator RF ports
- Positive amplifier gain slope vs. frequency to counteract system PCB loss.
- $V<sub>MODF</sub>$  pin allows either positive or negative attenuation control response
- Linear-in-dB attenuation characteristic
- 4 RF Port pinout supporting multiple lineup configurations
- $\blacksquare$  50Ω input and output impedances
- Broadband, Internally Matched
- 5 x 5 mm, 32-pin TQFN package

## Block Diagram

#### Figure 1. Block Diagram



# Pin Assignments



Figure 2. Pin Assignments for 5 x 5 x 0.75 mm - TQFN Package – Top View

# Pin Descriptions

### Table 1. Pin Descriptions



## Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the F2480 at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

### Table 2. Absolute Maximum Ratings



# Recommended Operating Conditions





### Figure 3. Attenuator Maximum RF Input Power vs. Frequency



# Electrical Characteristics

### Table 4. General Electrical Characteristics



a. Items in min/max columns in *bold italics* are guaranteed by test.

b. Items in min/max columns that are not bold/italics are guaranteed by design characterization.

### Table 5. Stand Alone Amplifier Electrical Characteristics

Typical Application Circuit. See Table 8 band settings as noted (LB, MB, HB, WB), Vcc = +5.0V, TEP = +25°C, fRF = 2000MHz, P<sub>OUT</sub> = 0dBm/tone for single tone and two tone tests, OIP3 tone delta = 1MHz, all RF source and RF load impedances = 50Ω, PCB board and connector losses are de-embedded, unless otherwise noted.



a. Items in min/max columns in *bold italics* are guaranteed by test.

b. Items in min/max columns that are not bold/italics are guaranteed by design characterization.

### Table 6. Stand Alone Voltage Variable Attenuator Electrical Characteristics

Typical Application Circuit. V<sub>CC</sub> = +5V, T<sub>EP</sub> = +25°C, signals applied to ATTEN\_RF1 input,  $f_{RF}$  = 2000MHz, minimum attenuation, P<sub>IN</sub> = 0dBm for small signal parameters,  $P_{IN}$  = +20dBm / tone for single tone and two tone linearity tests, two tone delta frequency = 50MHz, all RF source and RF load impedances = 50Ω, PCB board traces and connector losses are de-embedded, unless otherwise noted.



a. Set blocking capacitors C2 and C9 to 0.01µF to achieve best return loss performance at 50MHz.

b. The input 1dB compression point is a linearity figure of merit. Refer to Absolute Maximum Ratings section for the maximum RF input power.

# Thermal Characteristics

#### Table 7. Package Thermal Characteristics



# Typical Operating Conditions (TOC)

Unless otherwise noted:

- $V_{\text{CC}} = +5.0V$
- $T_{EP}$  = +25°C (T<sub>EP</sub> is defined as the exposed paddle temperature).
- Amplifier components configured for operation per Table 8 for each indicated band.
- $P_{OUT} = 0$ dBm/tone for all amplifier linearity tests.
- 1MHz tone spacing for all amplifier linearity tests.
- $P_{IN}$  = +20dBm/tone applied to ATTEN\_RF1 for all attenuator linearity tests.
- 50MHz tone spacing for all attenuator linearity tests.
- $V_{\text{CTRL}}$  setting = minimum attenuation setting.
- STBY = Logic HIGH (or open).
- Band Select = GND.
- $V_{\text{MODE}} = \text{Logic } LOW = \text{Negative } \text{Slope}.$
- **Evaluation kit trace and connector losses are fully de-embedded.**
- S-parameters for the amplifier and attenuator have external RF caps replaced by  $0\Omega$  resistors for purposes of displaying broadband results.
- Since the Wide Band and Mid Band settings are the same in Table 8, the Mid Band results will be the same curves as those displayed in the Amplifier Wide Band section.

# Typical Performance Characteristics – Attenuator [1]

Figure 4. Attenuation vs. V<sub>CTRL</sub> over Frequency and V<sub>MODE</sub>







Figure 5. Attenuation vs. Frequency over V<sub>CTRL</sub>



Figure 7. Attenuation Delta to +25 C vs. VCTRL over Frequency and Temperature



## Typical Performance Characteristics – Attenuator [2]

Figure 8. Attenuation vs. VCTRL over Frequency Figure 9. Attenuation Slope vs. VCTRL over



Figure 10. Return Loss (ATTEN\_RF1 port) vs. VCTRL over Frequency



Figure 12. Insertion Phase Change vs. VCTRL over Frequency





Figure 11. Return Loss (ATTEN\_RF2 port) vs. VCTRL over Frequency



Figure 13. Insertion Phase Slope vs. VCTRL over Frequency



# Typical Performance Characteristics – Attenuator [3]

Figure 14. Attenuation Response vs. VCTRL over Frequency and Temperature



Figure 16. Return Loss (ATTEN\_RF1) vs. VCTRL over Frequency and Temperature









#### Figure 17. Return Loss (ATTEN\_RF2) vs. VCTRL, over Frequency and Temperature



Figure 19. Insertion Phase Slope vs. V<sub>CTRL</sub> over Frequency and Temperature



Figure 15. Attenuation Slope vs. VCTRL over Frequency and Temperature

# Typical Performance Characteristics – Attenuator [4]







Figure 24. Insertion Phase Change vs. Attenuation over Frequency



 Figure 21. Return Loss (ATTEN\_RF1 port) vs. Attenuation over Freq & Temp



 Figure 23. Return Loss (ATTEN\_RF2 port) vs. Attenuation over Freq & Temp



 Figure 25. Insertion Phase Change vs. Attenuation over Freq & Temp



# Typical Performance Characteristics – Attenuator [5]



Figure 28. Worst-Case Return Loss (ATTEN\_RF1 port) vs. Frequency over Temp



Figure 30. Max. Insertion Phase Change vs. Frequency over Temp



 Figure 27. Min. and Max. Attenuation Slope vs. Frequency



 Figure 29. Worst-Case Return Loss (ATTEN\_RF2 port) vs. Frequency over Temp



# Typical Performance Characteristics – 2 GHz Attenuator [6]

Figure 31. Input IP3 vs. VCTRL over VMODE and **Temperature** 



Figure 33. Input IP2 vs.  $V_{\text{CTRL}}$  over  $V_{\text{MODE}}$  and **Temperature** 



Figure 35. 2nd Harmonic Input Intercept Point vs. **VCTRL OVER VMODE and Temperature** 



Figure 32. Output IP3 vs. VCTRL OVER VMODE and **Temperature** 



Figure 34. Output IP2 vs. V<sub>CTRL</sub> over V<sub>MODE</sub> and **Temperature** 



 Figure 36. 3rd Harmonic Input Intercept Point vs. **VCTRL OVER VMODE and Temperature** 



# Typical Performance Characteristics – 2 GHz Attenuator [7]

Figure 37. Input IP3 vs. VCTRL over RF Port and **Temperature** 



Figure 39. Input IP2 vs. V<sub>CTRL</sub> over RF Port and **Temperature** 



Figure 41. 2<sup>nd</sup> Harm Input Intercept Point vs. VCTRL over RF Port and Temp



Figure 38. Output IP3 vs. VCTRL over RF Port and **Temperature** 



Figure 40. Output IP2 vs. V<sub>CTRL</sub> over RF Port and **Temperature** 



Figure 42. 3rd Harm Input Intercept Point vs. VCTRL over RF Port and Temp



## Typical Performance Characteristics – 2 GHz Attenuator [8]















 Figure 46. Output IP2 vs. Attenuation over **Temperature** 



 Figure 48. 3rd Harm Input Intercept Point vs. Attenuation over Temperature



## Typical Performance Characteristics – 2 GHz Attenuator [9]

Figure 49. Input IP3 vs. Attenuation over RF Port and Temperature



Figure 51. Input IP2 vs. Attenuation over RF Port and Temperature



Figure 53. 2nd Harm Input Intercept Point vs. Attenuation over RF Port and Temp



 Figure 50. Output IP3 vs. Attenuation over RF Port and Temperature



 Figure 52. Output IP2 vs. Attenuation over RF Port and Temperature



 Figure 54. 3rd Harm Input Intercept Point vs. Attenuation over RF Port and Temp



## Typical Performance Characteristics – Amplifier – Wide Band Mode [1]

Figure 55. Gain vs. Frequency over Temperature and Voltage – WB mode



Figure 57. Input Match vs. Frequency over Temperature and Voltage – WB Mode



Figure 59. 2nd Harmonic vs. Fundamental Freq over Temp and Voltage – WB Mode



 Figure 56. Reverse Isolation vs. Frequency over Temperature and Voltage – WB Mode



Figure 58. Output Match vs. Frequency over Temperature and Voltage – WB Mode



Figure 60. 3rd Harmonic vs. Fundamental Freq over Temp and Voltage – WB Mode



## Typical Performance Characteristics – Amplifier – Wide Band Mode [2]

Figure 61. Output IP3 vs. Frequency over Temperature and Voltage – WB Mode



Figure 63. Output P1dB vs. Frequency over Temperature and Voltage – WB Mode



Figure 62. Output IP2H vs. Frequency over Temperature and Voltage – WB Mode



Figure 64. Noise Figure vs. Frequency over Temperature and Voltage – WB Mode



## Typical Performance Characteristics – Amplifier – Low Band Mode [1]

Figure 65. Gain vs. Frequency over Temperature and Voltage – LB mode



Figure 67. Input Match vs. Frequency over Temperature and Voltage – LB Mode



Figure 69. 2nd Harmonic vs. Fundamental Freq over Temp and Voltage – LB Mode



Figure 66. Reverse Isolation vs. Frequency over Temperature and Voltage – LB Mode



Figure 68. Output Match vs. Frequency over Temperature and Voltage – LB Mode



Figure 70. 3rd Harmonic vs. Fundamental Freq over Temp and Voltage – LB Mode



# Typical Performance Characteristics – Amplifier – Low Band Mode [2]

Figure 71. Output IP3 vs. Frequency over Temperature and Voltage – LB Mode



Figure 73. Output P1dB vs. Frequency over Temperature and Voltage – LB Mode



Figure 72. Output IP2H vs. Frequency over Temperature and Voltage – LB Mode



## Typical Performance Characteristics – Amplifier – High Band Mode [1]

Figure 74. Gain vs. Frequency over Temperature and Voltage – HB mode



Figure 76. Input Match vs. Frequency over Temperature and Voltage – HB Mode



Figure 78. 2nd Harmonic vs. Fundamental Freq over Temp and Voltage – HB Mode



Figure 75. Reverse Isolation vs. Frequency over Temperature and Voltage – HB Mode



 Figure 77. Output Match vs. Frequency over Temperature and Voltage – HB Mode



 Figure 79. 3rd Harmonic vs. Fundamental Freq over Temp and Voltage – HB Mode



# Typical Performance Characteristics – Amplifier – High Band Mode [2]





Figure 82. Output P1dB vs. Frequency over Temperature and Voltage – HB Mode



 Figure 81. Output IP2H vs. Frequency over Temperature and Voltage – HB Mode



# Device Usage

#### Table 8. Suggested Components for Optimum Linearity Performance of the Amplifier



**Note:** Mid Band and Wide Band use the same setting and component values.

#### Table 9. Control Pins Usage for the TX VGA



## Application Information

The F2480 has been optimized for use in high performance RF applications from 400 to 3000 MHz.

## **STBY**

The STBY control pin allows for power saving when the device is not in use. Setting the STBY pin as a logic low or by leaving the pin open will produce a full current operation mode. The STBY pin has an internal 1 MΩ resistor to ground. Applying logic high to this pin will put the part in the power savings mode.

## Band\_Select

The Band Select control pin can be used to boost the current in the device. This is typical done in the High Band and Wide Band frequency applications by grounding the Band\_Select pin. Internally there is a 1.5 M $\Omega$  pull-up resistor to set this pin high if no connection is made to it.

## RSET and RDSET

RSET (pin 12) and RDSET (pin 13) use external resistors to ground to set the DC current in the device and to optimize the linearity performance of the amplifier stage. The resistor values in Table 8 can be used as a guide for the RF band of interest. By decreasing the resistor value to ground on the RSET pin will increase the DC current in the amplifier stage. The maximum operating DC current through RSET should never be higher than 1.5mA at  $T_{EP}$ = 105 °C. The resistor to ground on RDSET is used to optimize the linearity performance in conjunction with the resistor on RSET.

# Application Information (Cont.)

## Amplifier Stability

The standalone amplifier is not unconditionally stable. Set RS =  $5\Omega$  and R1 =  $500\Omega$  to makes the circuit unconditionally stable. By increasing RS from the EVKIT value of 0 $\Omega$  to 5 $\Omega$  decreases the small signal gain by approx. 0.5dB and increases the NF by approx. 0.5dB. By changing R1 from an open to 500 $\Omega$  decreases the small signal gain by approx. 0.5dB and decreases the OIP3 and OP1dB by approx. 0.5dB.

## ATTEN\_RF1 and ATTEN\_RF2 Ports

The attenuator stage is bi-directional thus allowing ATTEN RF1 or ATTEN RF2 to be used as the RF input. As displayed in the Typical Operating Conditions curves, ATTEN RF1 shows enhanced linearity. V<sub>CC</sub> must be applied prior to the application of RF power to ensure reliability. DC blocking capacitors are required on the RF pins and should be set to a value that results in a low reactance over the frequency range of interest.

## Attenuator Default Start-up

The V<sub>CTRL</sub> pin has an internal pull-down resistor while V<sub>MODE</sub> does not have an internal pull-up or pull-down resistor and thus needs to be set externally. If V<sub>MODE</sub> is set to a logic LOW and V<sub>CTRL</sub> = 0V, the part will power up in the insertion loss state. If V<sub>MODE</sub> is set to a logic HIGH and  $V_{\text{CTRL}}$  = 0V the part will power up in the maximum attenuation state. It is recommended that the user tie  $V_{\text{MODE}}$  to either ground or logic HIGH. Ensure the V<sub>MODE</sub> and V<sub>CTRL</sub> pin voltages meet the dependencies to V<sub>CC</sub> as noted in the General Specifications Table during power up or under operation.

### $V_{\text{crpl}}$

The V<sub>CTRL</sub> pin is used to control the attenuation of the attenuator stage. With V<sub>MODE</sub> set to a logic LOW (HIGH), this places the device in a negative (positive) slope mode where increasing (decreasing) the  $V_{\text{CTR}}$  voltage produces an increasing (a decreasing) attenuation from min attenuation (max attenuation) to max attenuation (min attenuation) respectively. See the General Specifications Table for the allowed control voltage range and its dependence on  $V_{\text{CC}}$ . Apply  $V_{\text{CC}}$  before applying voltage to the  $V_{\text{CTRL}}$  pin to prevent damage to the on-chip pull-up ESD diode. If this sequencing is not possible, then set resistor R6 to 1k $\Omega$  to limit the current into the V<sub>CTRL</sub> pin.

## $V_{MODE}$

The V<sub>MODE</sub> pin is used to set the attenuation vs. V<sub>CTRL</sub> slope. With V<sub>MODE</sub> set to logic LOW (HIGH) this will set the attenuation slope to be negative (positive). A negative (positive) slope is defined as increasing (decreasing) attenuation with increasing (decreasing)  $V_{\text{CTR}}$  voltage. The EVKit provides an on-board jumper to manually set the V<sub>MODE</sub>. Installing a jumper on header J4 from V<sub>MODE</sub> to GND (V<sub>IH</sub>) to set the device for a negative (positive) slope. Resistors R2 and R3 on the evaluation board form a voltage divider to establish a compatible logic HIGH level using the  $V_{CC}$  supply as a source. The  $V_{MODE}$  does not have an internal pull-up or pull-down resistor so it must be set externally.

## Power Supplies

A common 5V power supply should be used for all pins requiring DC power. All supply pins should be bypassed with external capacitors to minimize noise and fast transients. Supply noise can degrade noise figure and fast transients can trigger ESD clamps and cause them to fail. Supply voltage change or transients should have a slew rate smaller than  $1 \vee$  / 20µs. In addition, all control pins should remain at 0V ( $\pm$  0.3V) while the supply voltage ramps or while it returns to zero.

## Control Pin Interface

If control signal integrity is a concern and clean signals cannot be guaranteed due to overshoot, undershoot, ringing, etc., the following circuit at the input of each control pin is recommended. This applies to control pins 10, 11, 20, and 22 as shown below. Note the recommended resistor and capacitor values do not necessarily match the EVKit BOM for the case of poor control signal integrity. For multiple devices driven by a single control line, values will need to be adjusted accordingly so as to not load the control line.

### Figure 83. Control Pin Components for Signal Integrity



# Evaluation Kit Picture

### Figure 84. Top View



### Figure 85. Bottom View



# Evaluation Kit / Applications Circuit

### Figure 86. Electrical Schematic



**Note:** RS and R1 are used to produce unconditional stability for the amplifier and are not included in the performance stated in this datasheet. See applications information section above.

### Table 10. Bill of Material (BOM)



a. The data included in this datasheet does not include these as stability resistors. For the amplifier to be unconditionally stable RS and R1 must be installed. See the Applications Section for more details.

# Evaluation Kit Operation

Below is a basic setup procedure for configuring and testing the F2480 EVKit.

### **Pre-Configure EVKit:**

The section is a guide to setup the EVKit for testing. Remove the J8 header shunt if the application is for low band operation. All other operating bands require the J8 shunt to be installed. Remove any shorting shunt from header J9 which will allow the part to be in the operating mode when powered up. Verify that there is a shunt between pins 1, 2 of J11 and pins 1, 2 of J10. These pins configure the PCB to use the installed bias resistors to support Mid Band and Wide Band (see Table 8). Alternate resistors can be installed on the unpopulated resistor slots on J11 and J10 to support the other operating bands (see Additional EVKit Information section). If a negative (positive) attenuator control slope is desired, connect a shunt between pins 1 and 2 (2 and 3) of header J4.

#### **Power Supply Setup:**

Without making any connections to the EVKit, setup one fixed power supply for 5V with a current limit of 160mA and one variable supply set to 0V with a current limit of 10mA. Disable both power supplies.

#### **RF Test Setup:**

Set up the RF test set to the desired frequency and power ranges within the specified operating limits noted in this datasheet. Disable the output power of all the RF sources.

#### **Connect EVKit to Test setup:**

With the RF sources and power supplies disabled connect the fixed 5V power supply to connector J3, the variable supply to J6 and the RF connections to the desired RF ports. Terminate any unused RF ports (J1, J2, J5, J7) into 50 $\Omega$ .

#### **Powering Up the EVkit:**

Enable the 5V supply and observe a DC current of approx. 120mA.

Enable the variable supply.

Enable the RF sources. Verify that the DC current stays about 120mA to verify that the amplifier is not being over driven by RF input power. If the J4 connection is set for a negative (positive) attenuation slope then increasing the variable supply with produce increased (decreased) attenuation for the attenuator path (J2 to J7).

#### **Powering Down the EVkit:**

Disable the RF power being applied to the device. Adjust the variable supply down to 0V and disable it. Disable the 5V supply. Disconnect EVKit from the RF test stand.

## Additional EVKIT Information

#### **EVKit modification to support additional Table 8 bias settings:**

The standard EVKit is setup for only one RSET / RDSET bias setting (pins 12/ 13 on the F2480) noted in Table 8.

Additional Table 8 values (R12/R10, R15/R14, R17/ R16) can be installed on the board to allow for different jumper settings. Never have two shunts installed at the same time on header J11 since this may produce excessive bias current and damage the part. As the resistance to ground decreases on pin 12 of the device, the DC current will increase. The DC current of the EVKIT should never exceed 250mA.

# Package Drawings



Figure 87. Package Outline Drawing (5 x 5 x 0.75 mm 32-pin TQFN), NBG32

# Recommended Land Pattern

### Figure 88. Recommended Land Pattern



# Ordering Information



# Marking Diagram



# Revision History



#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www[.r](https://www.renesas.com)enesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com[/](https://www.renesas.com/contact-us)contact-us/.