inter_{sil}

DATASHEET

HS-6664RH-T

Radiation Hardened 8K x 8 CMOS PROM

Intersil's Satellite Applications Flow[™] (SAF) devices are fully tested and guaranteed to 100kRAD total dose. These QML Class T devices are processed to a standard flow intended to meet the cost and shorter lead-time needs of large volume satellite manufacturers, while maintaining a high level of reliability.

The Intersil HS-6664RH-T is a radiation hardened 64K CMOS PROM, organized in an 8K word by 8-bit format. The chip is manufactured using a radiation hardened CMOS process, and utilizes synchronous circuit design techniques to achieve high speed performance with very low power dissipation.

On-chip address latches are provided, allowing easy interfacing with microprocessors that use a multiplexed address/data bus structure. The output enable control (\overline{G}) simplifies system interfacing by allowing output data bus control in addition to the chip enable control (\overline{E}). All bits are manufactured storing a logical "0" and can be selectively programmed for a logical "1" at any bit location.

Specifications

Specifications for Rad Hard QML devices are controlled by the Defense Supply Center in Columbus (DSCC). The SMD numbers listed below must be used when ordering.

Detailed Electrical Specifications for the HS-666s4RH-T are contained in SMD 5962-95626. For more information, visit our website at: www.intersil.com/

Intersil's Quality Management Plan (QM Plan), listing all Class T screening operations, is also available on our website.

www.intersil.com/

Ordering Information

ORDERING INFORMATION	PART NUMBER	TEMP. RANGE (^o C)
5962R9562601TXC	HS1-6664RH-T	-55 to 125
HS1-6664RH/Proto	HS1-6664RH/Proto	-55 to 125
5962R9562601TYC	HS9-6664RH-T	-55 to 125
HS9-6664RH/Proto	HS9-6664RH/Proto	-55 to 125

NOTE: Minimum order quantity for -T is 150 units through distribution, or 450 units direct.

Features

- QML Class T, Per MIL-PRF-38535
- Radiation Performance
 - Gamma Dose (γ) 1 x 10⁵ RAD(Si)
 - No Latch-Up, SEU LET >100MeV/mg/cm²
- Transient Output Upset >5 x 10⁸ RAD (Si)/s
- Fast Access Time 35ns (Typical)
- Single 5V Power Supply, Synchronous Operation
- Single Pulse 10V Field Programmable NiCr Fuses
- On-Chip Address Latches, Three-State Outputs
- Low Standby Current <500μA (Pre-Rad)
- Low Operating Current <15mA/MHz

Pinouts

HS1-6664RH-T (SBDIP), CDIP2-T28 TOP VIEW		
NC 1 28 VDI A12 2 27 P † A7 3 26 NC A6 4 25 A8 A5 5 24 A9 A4 6 23 A11 A3 7 22 G A2 8 21 A10 A1 9 20 E A0 10 19 DQ DQ0 11 18 DQ DQ1 12 17 DQ DQ2 13 16 DQ GND 14 15 DQ	D 1 7 6 5 4 3	

HS9-6664RH-T (FLATPACK), CDFP3-F28 TOP VIEW



 $\dagger\,\overline{\mathsf{P}}$ must be hardwired at all times to $\mathsf{V}_{DD},$ except during programming.

Functional Diagram



TRUTH TABLE			
E	G	MODE	
0	0	Enabled	
0	1	Output Disabled	
1	Х	Disabled	

Timing Waveform



FIGURE 1. READ CYCLE

Die Characteristics

DIE DIMENSIONS:

(6883μm x 7798μm x 483μm ±25.4μm) 271 x 307 x 19mils ±1mil

METALLIZATION:

MI: $6k\dot{A} \pm 1k\dot{A}$ Si/Al/Cu $2k\dot{A} \pm 500\dot{A}$ TiW M2: $10k\dot{A} \pm 2k\dot{A}$ Si/Al/Cu

SUBSTRATE POTENTIAL:

 V_{DD}

BACKSIDE FINISH:

Silicon

Metallization Mask Layout

PASSIVATION:

Type: Silox (S_iO₂) Thickness: 8kÅ ±1kÅ

WORST CASE CURRENT DENSITY:

< 2.0e5 A/cm²

TRANSISTOR COUNT:

110, 874, (27,719 Gates)

PROCESS:

AVLSI

HS-6664RH-T



© Copyright Intersil Americas LLC 1999. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

