intersil

ISL71148M

Radiation Tolerant 8-Channel 14-Bit 900/480ksps SAR ADC

The **ISL71148M** is a radiation tolerant 8-channel high precision 14-bit, 900/480ksps SAR Analog-to-Digital Converter (ADC). The ADC core is preceded by eight fully differential analog input channels, a buffered 8-to-1 multiplexer, and a PGA (Programmable Gain Amplifier). The device features a peak SNR of 83.2dBFS when operating at 900ksps. With the PGA enabled, sampling rates up to 480ksps are supported. The PGA can be bypassed to increase the sample rate to 900ksps.

The product features 900/480ksps throughput with no data latency, excellent linearity, and dynamic accuracy. The ISL71148M offers a high-speed SPI-compatible serial interface that supports logic ranging from 2.2V to 3.6V using a separate digital I/O supply pin.

The ISL71148M offers a separate low-power mode (LPM) pin that reduces power dissipation at lower sample rates. An external reference with a supported input range of 2.4V to 2.6V determines the analog input signal range.

The ISL71148M is available in a 48-lead Thin Quad Flat-Pack (TQFP) space plastic.

Applications

- Precision signal processing
- Propulsion, payload systems
- High-end industrial
- Engine control
- Down-hole drilling

Features

- Qualified to Renesas Rad Tolerant Screening and QCI Flow [\(R34TB0004EU](https://www.renesas.com/us/en/document/tcb/r34tb0004-renesas-radiation-tolerant-plastic-screening-and-qci-flow))
- 8 Buffered Differential Analog Input Channels with Multiplexer
- Bypassable PGA with selectable gain $(1 \le G \le 16)$
- Fully Differential Bipolar Operation
- Channel Scan Sequencer
- Full throughput rate with no data latency
- Excellent linearity: ±0.2 LSB DNL, ±0.4 LSB INL
- Low noise: 83.2dBFS (PGA bypassed), 77dBFS SNR (PGA Gain = 2)
- \bullet 5V AV_{CC} supply and 2.5V/3.3V DV_{CC} supply
- Analog input impedance: >1GΩ, <5pF
- Wide 50MHz -3dB input bandwidth
- Low power mode operation at lower sample rates
- High speed SPI-compatible serial I/O
- Full military temperature range operation $T_A = -55^{\circ}$ C to +125 $^{\circ}$ C
- TID Radiation Lot Acceptance Testing (LDR: 0.01rad(Si)/s)
	- ISL71148M30NZ: 30krad(Si)
	- ISL71148M50NZ: 50krad(Si)
- SEE Characterization
	- No DSEE for $AV_{CC} = 6.2V$, $DV_{CC} = 4.6V$, and V_{RFF} = 3.6V at 46MeV \cdot cm²/mg
	- SEFI < 3.1 μ m² at 46MeV μ cm²/mg

Figure 1. INL vs Output Code Figure 2. FFT - 20.3kHz

Contents

1. Overview

1.1 Typical Application Schematic

Figure 3. Typical Application Example Circuit

Figure 4. Block Diagram

2. Pin Information

2.1 Pin Assignments

Figure 5. Pin Assignments - Top View

2.2 Pin Descriptions

3. Specifications

3.1 Absolute Maximum Ratings

Caution: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

1. Tested in a heavy ion (Ag) environment at LET = 46Mev•cm²/mg at 125°C.

2. When an input voltage transient exceeds maximum operating conditions (voltage at the ±channel input pins less than GND or greater than AVCC), limit the input current to less than ±3mA.

3.2 Recommended Operating Conditions

3.3 Thermal Information

1. θ_{JA} is measured in free air with the component on high-effective thermal conductivity test board. See [TB379](https://www.renesas.com/document/oth/tb379-thermal-characterization-packaged-semiconductor-devices).

2. For θ_{JC} , the case temperature location is the center of package top.

3.4 Electrical Specifications

3.4.1 Normal Operating Mode

 $AV_{CC} = 5.0V$; DV_{CC} = 2.5V, REF = 2.5V, GND = 0V, PGA Bypassed, LPM = 0V, $f_{SAMP} = 900.901$ ksps, F_{IN} = 20.3kHz, A_{IN} = -1dBFS; TA = 25°C, unless otherwise noted. **Boldface limits apply across the operating temperature range, -55°C to +125°C by characterization with production testing at +25°C; over a total ionizing dose of 30krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M30NZ); or over a total ionizing dose of 50krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M50NZ).**

 $AV_{CC} = 5.0V$; DV_{CC} = 2.5V, REF = 2.5V, GND = 0V, PGA Bypassed, LPM = 0V, $f_{SAMP} = 900.901$ ksps, F_{IN} = 20.3kHz, A_{IN} = -1dBFS; TA = 25°C, unless otherwise noted. **Boldface limits apply across the operating temperature range, -55°C to +125°C by characterization with production testing at +25°C; over a total ionizing dose of 30krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M30NZ); or over a total ionizing dose of 50krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M50NZ). (Cont.)**

1. Typical values are not guaranteed.

2. Characterized on all channels, production tested on Channel 0 only.

3.4.2 Low Power Mode

 $AV_{CC} = 5.0V$; DV_{CC} = 2.5V, REF = 2.5V, GND = 0V, PGA Bypassed, LPM = 2.5V, $f_{SAMP} = 684.932$ ksps, F_{IN} = 20.3kHz, A_{IN} = -1dBFS; T_A = 25°C, unless otherwise noted. **Boldface limits apply across the operating temperature range, -55°C to +125°C by characterization with production testing at +25°C; over a total ionizing dose of 30krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M30NZ); or over a total ionizing dose of 50krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M50NZ).**

 $AV_{CC} = 5.0V$; DV_{CC} = 2.5V, REF = 2.5V, GND = 0V, PGA Bypassed, LPM = 2.5V, $f_{SAMP} = 684.932$ ksps, F_{IN} = 20.3kHz, A_{IN} = -1dBFS; T_A = 25°C, unless otherwise noted. **Boldface limits apply across the operating temperature range, -55°C to +125°C by characterization with production testing at +25°C; over a total ionizing dose of 30krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M30NZ); or over a total ionizing dose of 50krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M50NZ). (Cont.)**

1. Typical values are not guaranteed.

2. Characterized on all channels, production tested on Channel 0 only.

3.4.3 Channel Input Specifications

 $AV_{CC} = 5.0V$; DV_{CC} = 2.5V, REF = 2.5V, GND = 0V, T_A = 25°C, F_{IN} = 20.3kHz, unless otherwise noted. **Boldface limits apply across the operating temperature range, -55°C to +125°C by characterization with production testing at +25°C; over a total ionizing dose of 30krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M30NZ); or over a total ionizing dose of 50krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M50NZ).**

1. Typical values are not guaranteed.

3.4.4 I/O Specifications

 $AV_{CC} = 5.0V$; $DV_{CC} = 2.5V$, REF = 2.5V, GND = 0V, T_A = 25°C, unless otherwise noted. **Boldface limits apply across the operating temperature range, -55°C to +125°C by characterization with production testing at +25°C; over a total ionizing dose of 30krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M30NZ); or over a total ionizing dose of 50krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M50NZ).**

 $AV_{CC} = 5.0V$; DV_{CC} = 2.5V, REF = 2.5V, GND = 0V, T_A = 25°C, unless otherwise noted. **Boldface limits apply across the operating temperature range, -55°C to +125°C by characterization with production testing at +25°C; over a total ionizing dose of 30krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M30NZ); or over a total ionizing dose of 50krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M50NZ). (Cont.)**

1. Typical values are not guaranteed.

3.5 Timing Specifications

3.5.1 Normal Operating Mode

 $AV_{CC} = 4.5V$ to 5.5V; DV_{CC} = 2.2V to 3.6V, REF = 2.5V, GND = 0V, PGA Bypassed, LPM = 0V, $f_{SAMP} = 900.901$ ksps, A_{IN} = -1dBFS; T_A = 25°C, unless otherwise noted. **Boldface specifications apply over a total ionizing dose of 30krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M30NZ); or over a total ionizing dose of 50krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M50NZ).**

AV_{CC} = 4.5V to 5.5V; DV_{CC} = 2.2V to 3.6V, REF = 2.5V, GND = 0V, PGA Bypassed, LPM = 0V, f_{SAMP} = 900.901ksps, A_{IN} = -1dBFS; T_A = 25°C, unless otherwise noted. **Boldface specifications apply over a total ionizing dose of 30krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M30NZ); or over a total ionizing dose of 50krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M50NZ). (Cont.)**

1. Typical values are not guaranteed.

3.5.2 Low Power Mode

AV_{CC} = 4.5V to 5.5V; DV_{CC} = 2.2V to 3.6V, REF = 2.5V, GND = 0V, PGA Bypassed, LPM = 2.5V, f_{SAMP} = 684.932ksps, A_{IN} = -1dBFS; $T_A = 25^\circ$ C, unless otherwise noted. **Boldface specifications apply over a total ionizing dose of 30krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M30NZ); or over a total ionizing dose of 50krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M50NZ).**

AV_{CC} = 4.5V to 5.5V; DV_{CC} = 2.2V to 3.6V, REF = 2.5V, GND = 0V, PGA Bypassed, LPM =2.5V, f_{SAMP} = 684.932ksps, A_{IN} = -1dBFS; T_A = 25 \degree C, unless otherwise noted. **Boldface specifications apply over a total ionizing dose of 30krad(Si) at +25** \degree **C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M30NZ); or over a total ionizing dose of 50krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s (ISL71148M50NZ). (Cont.)**

1. Typical values are not guaranteed.

2. Production tested in normal mode.

3.6 Timing Diagrams

Note: Bits S2, S1, S0, G2, G1, and G0 are optional and not required. For maximum sample rate, do not provide additional clocks for these bits.

Figure 6. Operational Timing Diagram - Normal Operation

Figure 7. SCAN Timing Diagram - Normal Mode

Note: Bits S2, S1, S0, G2, G1, and G0 are optional and not required. For maximum sample rate, do not provide additional clocks for these bits.

Figure 9. SCAN Timing Diagram - Low Power Mode

4. Typical Performance Curves

4.1 Normal Operation

1.00 0.75 0.50 0.25 불 0.00 -0.25 -0.50 -0.75 -1.00 **10.240** 12:288 21/048 6-14A BILBI 14.336 **16:38A A.196** \mathcal{O} Output Code

Figure 20. 32k FFT - 20.3kHz, PGA = 2 Figure 21. 32k FFT - 20.3kHz, PGA = 4

Figure 30. ENOB vs PGA Gain Figure 31. SNR and SINAD vs Temperature

Figure 32. ENOB vs Temperature Figure 33. THD and SFDR vs Temperature

Figure 38. ENOB vs VREF **Figure 39. THD and SFDR vs VREF**

PGA1 PGABP

AVCC (V)

ــا 1-
55-

ZSE (LSB)

ZSE (LSB)

Figure 50. -Full-Scale Error vs Temperature Figure 51. PSRR vs Frequency-AVCC

Figure 52. PSRR vs Frequency- DVCC

4.2 Low Power Mode

Unless otherwise noted, AV_{CC} = 5.0V; DV_{CC} = 2.5V, REF = 2.5V, GND = 0V, PGA Bypassed, LPM = DV_{CC}, f_{SAMP} = 684.932ksps, F_{IN} = 20.3kHz, A_{IN} = -1dBFS; T_A = 25°C.

Figure 55. DNL vs AVCC Figure 56. INL vs AVCC

-1.00 -0.75 -0.50 $\vec{\Xi}$ -0.25 0.00 0.25 0.50 0.75 1.00

 (LSB)

1 2 3 4 6 8 12 16

-INL +INL

PGA Gain

Figure 61. 32k FFT - 20.3kHz Figure 62. 32k FFT - 20.3kHz, PGA = 1

Figure 67. THD and SFDR vs AVCC **Figure 68. SNR and SINAD vs Frequency**

Figure 69. ENOB vs Frequency **Figure 70. THD and SFDR vs Frequency**

Figure 71. SNR and SINAD vs PGA Gain **Figure 72. ENOB vs PGA Gain**

Figure 73. THD and SFDR vs PGA Gain Figure 74. SNR and SINAD vs Temperature

82.0 82.5 83.0 83.5 84.0 84.5 85.0

SNR/SINAD (dBFS)

SNR/SINAD (dBFS)

Unless otherwise noted, AV_{CC} = 5.0V; DV_{CC} = 2.5V, REF = 2.5V, GND = 0V, PGA Bypassed, LPM = DV_{CC}, f_{SAMP} = 684.932ksps, F_{IN} = 20.3kHz, A_{IN} = -1dBFS; T_A = 25°C.

PGA1 PGABP

-4 -3 -2 -1 $\overline{0}$ 1 2 3 4

+FSE (LSB)

+FSE (LSB)

Unless otherwise noted, AV_{CC} = 5.0V; DV_{CC} = 2.5V, REF = 2.5V, GND = 0V, PGA Bypassed, LPM = DV_{CC}, f_{SAMP} = 684.932ksps, F_{IN} = 20.3kHz, A_{IN} = -1dBFS; T_A = 25°C.

Figure 87. Zero-Scale Error vs Channel Figure 88. +Full-Scale Error vs AVCC

Figure 89. +Full-Scale Error vs Channel Figure 90. +Full-Scale Error vs Temperature

Figure 91. -Full-Scale Error vs AVCC Figure 92. -Full-Scale Error vs Channel

4.3 Single Ended Operation - Normal Mode

Unless otherwise noted, $AV_{CC} = 5.0V$; $DV_{CC} = 2.5V$, REF = 2.5V, GND = 0V, PGA Bypassed, LPM = 0V, $f_{SAMP} = 684.932$ ksps, F_{IN} = 20.3kHz, A_{IN} = -7dBFS; T_A = 25°C.

Figure 104. THD and SFDR vs PGA Gain Figure 105. SNR and SINAD vs Temperature

Figure 106. ENOB vs Temperature Figure 107. THD and SFDR vs Temperature

4.4 Single Ended Operation - Low Power Mode

Unless otherwise noted, AV_{CC} = 5.0V; DV_{CC} = 2.5V, REF = 2.5V, GND = 0V, PGA Bypassed, LPM = DV_{CC}, f_{SAMP} = 684.932ksps, F_{IN} = 20.3kHz, A_{IN} = -7dBFS; T_A = 25°C.

Figure 108. SNR and SINAD vs AVCC Figure 109. ENOB vs AVCC

-56 THD_PGA1 THD_PGABYP -66 SFDR/THD (dBFS) SFDR/THD (dBFS) SFDR_PGA1 -76 SFDR_PGABP -86 -96 -106 -116 -20.3 20.3 40.3 105 240 455 Input Frequency (kHz)

Figure 116. THD and SFDR vs PGA Gain **Figure 117. SNR and SINAD vs Temperature**

5. Applications Information

5.1 Overview

The ISL71148M is a high precision, low noise, 8-channel 14-bit Successive Approximation Register (SAR) ADC. The ADC core is preceded by eight independently buffered differential analog input channels, an 8-to-1 multiplexer, and a Programmable Gain Amplifier (PGA). The PGA features a bypass mode and 8-pin selectable gain settings: 1, 2, 3, 4, 6, 8, 12, and 16. Both channel and gain selection are controlled using pin-driven digital inputs.

The device operates with a fully differential analog input. The ISL71148M has a supply voltage range of 4.5V to 5.5V, a digital supply voltage range of 2.2V to 3.6V, and a dedicated reference input (REF). Each analog input ranges from 0V to V_{REF} with a common mode of $V_{REF}/2$.

The ISL71148M supports sample rates up to 900ksps with the PGA bypassed and up to approximately 480ksps with the PGA enabled, allowing system optimization based on the type of analog signal sampled. The ISL71148M with the PGA bypassed achieves excellent dynamic performance (83.2 dB SNR, 95dB THD) and linearity (INL ±0.4LSB, DNL ±0.2 LSB) while still maintaining a low power consumption of 101mW. A low-power mode is available that reduces the power consumption of the ISL71148M by approximately 20% at maximum sampling rates. Additionally, the device offers a sleep mode that minimizes power consumption to <115µW during idle operation.

The ISL71148M offers a high-speed serial interface with an independent digital supply (DV_{CC}) range of 2.2V to 3.6V, making it ideal for interfacing with 2.5V or 3.3V systems. The conversion data is output on the SDO pin with no latency. The ISL71148M supports up to a 50MHz serial data read clock on the SCK input.

The analog input voltage (A_{1N}) is sampled from the selected input channel on the falling edge of CS. The REF pin voltage and the PGA gain setting determine the input range of the ISL71148M. The ISL71148M supports excellent THD and SFDR sampling input signal frequencies up to and beyond Nyquist (such as $f_{IN} \ge 450$ kHz with $f_{SAMP} =$ 900ksps).

5.2 Serial Interface and BUSY

The ISL71148M uses a 3-wire serial port interface to communicate with microcontrollers and external circuitry devices. A falling edge on \overline{CS} initiates conversion in the ISL71148M. Renesas requires holding \overline{CS} high for at least 150ns before initiating the conversion in normal operation and at least 500ns when operating in lower power mode. An internal oscillator times the conversion. During the conversion process, the BUSY signal is asserted high. When the conversion is complete, BUSY is de-asserted. Renesas requires holding SCK low during t_{CONV} . The MSB is immediately available on the SDO pin when BUSY is de-asserted. Each subsequent rising edge of SCK serially outputs data on SDO from the MSB-1 to the LSB. The input logic level of CS and SCK is determined by the DV_{CC} supply voltage that operates across a range of 2.2V up to 3.6V. Similarly, the output voltage level of BUSY is also determined by the DV_{CC} supply voltage.

5.3 Operational Phases and Timing

The conversion results in MSB being available for serial readout at the SDO pin immediately following a completed conversion. The BUSY indicator flag is high during conversion and transitions low following completion of the conversion. When the BUSY indicator flag goes LOW after a conversion, the MSB of the conversion result (B13) is immediately available at the SDO pin. Subsequent rising edges of SCK shift bits MSB-1 (B12) through the LSB (B0) to SDO for readout. Optionally, the channel and gain selection for the current sample can be clocked out on the SDO pin after the LSB of the ADC data, which requires up to six additional rising edges of SCK. The channel and gain selection bits are clocked out in order from MSB to LSB, with the channel select bits output first (S2, S1, S0) and the gain bits output last (G2, G1, G0). If less than six rising edges of SCK are provided after the 14 rising edges for the ADC data, the ISL71148M outputs only the amount of channel and gain bits equal to the number of rising edges of SCK provided. For example, if three rising edges of SCK are provided after the 14 rising edges for the ADC data, the ISL71148M only outputs the channel selection bits S2, S1, and S0; the gain selection bits are not output on SDO in this case. The output voltage level of SDO is determined by the DV $_{\rm CC}$ supply voltage, which can operate across a range of 2.2V to 3.6V.

The ISL71148M can be configured to operate in normal operation or low power mode. The operational timing of the device changes between these two modes. In both modes, the channel and gain selection bits can optionally be clocked out with the ADC data after each sample word. If these bits are also clocked out, the sample period of the ISL71148M must be extended to accommodate the clocking of the additional bits.

The following are the three operation phases in the ISL71148M that are shown in [Figure 120](#page-38-1) and [Figure 121](#page-40-0).

- **•** Acquisition
- Conversion
- Readout

The Acquisition phase begins immediately following the completion of the conversion. During CS high, the SDO pin is held in high impedance (high-Z). The falling edge of CS defines the sampling instant of the ISL71148M, initiates a conversion, and enables the SDO output to a low state. The conversion cycle is internally timed through an internal oscillator and takes a maximum time of t_{CONV} to complete. Following conversion, several internal blocks are powered down to reduce power consumption. This phase of power-down is referred to as NAP mode. The ISL71148M stays in NAP mode until the next rising edge of \overline{CS} , where the ISL71148M is fully powered up.

The first sample output in normal mode immediately after supplying power to the device or exiting power-down mode is invalid. This is due to power reduction methods that place portions of the internal circuitry of the ISL71148M into sleep mode and the short duration of the CS pulse in normal mode. When a CS pulse is applied to the device, these portions of the internal circuitry are powered up, and a valid sample can be acquired on the falling edge of the next subsequent CS pulse. If it is important for the first sample after power-up to be valid, operate the ISL71148M in low-power mode.

5.3.1 Normal Operation Mode Timing

[Figure 120](#page-38-1) shows the basic timing of the ISL71148M in a conversion cycle during normal operation.

Figure 120. Timing Diagram - Normal Operation

When deriving timing, using the appropriate maximum and minimum specifications is imperative. The following is an example of timing calculation in an application operating the ISL71148M at 483.092ksps for the case where the channel and gain select bits are not clocked out on SDO with the ADC data and the ISL71148M is configured in normal operation with the PGA enabled. The \overline{CS} input must be held high for 150ns (t_{CSH}). The time between the falling edge of \overline{CS} and the rising edge of BUSY is a maximum of 100ns (t_{BUSYLH}) with the PGA enabled and 30ns with the PGA bypassed. The conversion time (t_{CONV}) is a maximum of 1550ns. There must be 14 rising edges of SCK (t_{READOUT}) to clock the data out of the ADC. The 14th SCK falling edge must coincide with the rising edge of CS for the subsequent sample to achieve the maximum sample rate. Using the maximum SCK frequency of 50MHz yields a readout time of:

 ${\rm t_{READOUT}}$ = 13 \times 20ns + 10ns = 270ns

Note: The 14th SCK edge is coincident with the rising edge of CS so there is only a 1/2 period for the 14th SCK. Use [Equation 1](#page-38-2) to calculate the cycle time.

(EQ. 1) ${\rm t_{CVC}}$ = ${\rm t_{CSH}}$ + ${\rm t_{BUSYLH}}$ + ${\rm t_{CONV}}$ + ${\rm t_{READOUT}}$

Using the timing parameters previously discussed, use [Equation 2](#page-38-3) to calculate the sampling period and [Equation 3](#page-38-4) to calculate the sampling rate.

(EQ. 2) ${\rm t}_{\rm CVC}$ = 150ns + 100ns + 1550ns + 270ns = 2070ns

(EQ. 3) f SAMP $=\frac{1}{2070}$ = 483.092ksps When the channel and gain selection bits are clocked out on SDO along with the data, additional time must be allotted, reducing the sample rate of the ISL71148M. The six bits require an additional 6 SCK clock cycles read on SDO. In this case, the 20th SCK falling edge must coincide with the rising edge of CS for the subsequent sample. Using the maximum SCK frequency of 50MHz yields a readout time of:

$$
t_{\text{READOUT}} = 19 \times 20 \text{ns} + 10 \text{ns} = 390 \text{ns}
$$

Reduce the sample rate of the ISL71148M to accommodate the additional 120ns required to clock out the six additional bits for channel and gain information. Increase the sample period to accommodate time for clocking out these additional bits. The minimum sample period and corresponding maximum sample rate when clocking out the channel and gain selection bits are shown in [Equation 4](#page-39-1) and [Equation 5.](#page-39-2)

(EQ. 4) ${\rm t}_{\rm CYC}$ = 150ns + 100ns + 1550 + 390ns = 2190ns

(EQ. 5) f SAMP $=\frac{1}{2190}$ = 456.621ksps

The PGA can be bypassed to achieve the maximum possible sample rate in normal mode. Note: In PGA bypass mode, t_{BUSYLH} = 30ns and t_{CONV} = 660ns. Use [Equation 6](#page-39-3) to calculate the timing and [Equation 7](#page-39-4) to calculate the sample rate.

(EQ. 6)
$$
t_{CYC} = t_{CSH} + t_{BUSYLH} + t_{CONV} + t_{READOUT} = 150ns + 30ns + 660ns + 270ns = 1110ns
$$

(EQ. 7)
$$
f_{SAMP} = \frac{1}{1110ns} = 900.901ksps
$$

[Table 1](#page-39-5) provides the minimum sample period for various configurations of PGA state and bits read out on SDO. *Note:* The channel and gain bits can consistently be clocked out with the data. If these bits are clocked out, increase the sample period to accommodate the required clock cycles. Channel bits are clocked out first, from MSB to LSB, followed by the gain bits from MSB to LSB.

PGA	Channel Bits	Gain Bits	Sample Period (µs)	
Disabled	No	No	1.11	
Disabled	Yes	No	1.17	
Enabled	No	No	2.07	
Enabled	Yes	Yes	2.19	

Table 1. Minimum Sample Periods in Normal Mode

5.3.2 Low Power Mode Timing

The ISL71148M can also be operated in low power mode to reduce total power dissipation or to allow an accurate first sample following initial power-up or exiting power-down. When operating in lower power mode, the timing requirements differ from normal operation. In low-power mode, the \overline{CS} input directly controls the acquisition time. The logic high pulse width on the \overline{CS} input defines the acquisition time. The direct control of the acquisition time by CS permits significant power savings, especially at lower sampling rates where power dissipation may be less than 50% of that in normal mode. Because the pulse width of CS directly controls the acquisition time, the minimum pulse width of CS in low power mode is 500ns, which is significantly higher than the 150ns required in normal mode. Renesas recommends using the minimum CS width of 500ns for maximum power savings at low sample rates.

Figure 121. Timing Diagram - Low Power Mode

The following is an example of required timing calculation in an application where the ISL71148M is operated at its maximum sample rate of 684.932ksps in low power mode. For this case, the channel and gain select bits are not clocked out on SDO, and the ISL71148M is configured in low power mode with the PGA bypassed. The CS input must be held high for 500ns (t_{CSH}) in low power mode. The time between the falling edge of \overline{CS} and the rising edge of BUSY is a maximum of 30ns (t_{BUSYLH}). The conversion time (t_{CONV}) is a maximum of 660ns in PGA bypass mode. There must be 14 rising edges of SCK ($t_{READOUT}$) to clock the data out of the ADC. The 14th SCK falling edge must coincide with the rising edge of \overline{CS} for the subsequent sample to achieve the maximum sample rate. Using the maximum SCK frequency of 50MHz yields the same readout period in low power mode as it is in normal operation.

 ${\rm t_{READOUT}}$ = 13×20 ns + 10ns = 270ns

Note: The 14th SCK edge coincides with the rising edge of \overline{CS} so there is only a 1/2 period for the 14th SCK. Use [Equation 8](#page-40-1) to calculate the cycle time.

(EQ. 8)
$$
t_{\text{CYC}} = t_{\text{CSH}} + t_{\text{BUSYLH}} + t_{\text{CONV}} + t_{\text{READOUT}}
$$

Using the previously discussed timing parameters, when in low power mode, use [Equation 9](#page-40-2) to calculate the sampling period and [Equation 10](#page-40-3) to calculate the sampling rate.

(EQ. 9) ${\rm t}_{\rm CYC}$ = 500ns + 30ns + 660ns + 270ns = 1460ns

(EQ. 10) f SAMP $=\frac{1}{1460}$ = 684.932ksps

With the PGA enabled in low power mode, use [Equation 11](#page-40-4) to calculate the timing and [Equation 12](#page-40-5) to calculate the sample rate.

(EQ. 11) t CYC = 500ns 100ns 1550ns 270ns 2420ns ++ + =

(EQ. 12) f SAMP $=\frac{1}{2420 \text{ns}} = 413.22 \text{ksps}$

When the ISL71148M has the PGA enabled, and the channel and gain selection bits are clocked out on SDO along with the data, allot additional time, reducing the sample rate. The six additional bits require six clock cycles of SCK to clock out on SDO. In this case, to achieve the maximum sample rate, the 20th SCK falling edge must coincide with the rising edge of CS for the subsequent sample. Using the maximum SCK frequency of 50MHz yields:

 ${\rm t_{READOUT}}$ = 19 \times 20ns + 10ns = 390ns

Reduce the sample rate of the ISL71148M to accommodate the additional 180ns of readout time. With the PGA enabled when clocking out the channel and the gain selection bits, the minimum sample period is:

 ${\rm t}_{\rm CYC}$ = 500ns + 100ns + 1550ns + 390ns = 2540ns

The longer sample period of 2540ns results in a maximum sample rate of:

$$
f_{SAMP} = \frac{1}{2540ns} = 393.701ksp
$$

[Table 2](#page-41-2) provides the minimum sample period for various configurations of PGA state and bits read out on SDO. *Note:* The channel and gain bits can always be clocked out with the data. If these bits are clocked out, increase the sample period to accommodate the required clock cycles. Channel bits are clocked out first, from MSB to LSB, followed by the gain bits from MSB to LSB.

PGA	Channel Bits	Gain Bits	Sample Period (µs)	
Disabled	No	No	1.46	
Disabled	Yes	No	1.52	
Enabled	No	No	2.42	
Enabled	Yes	Yes	2.54	

Table 2. Minimum Sample Periods in Low Power Mode

5.3.3 Gain and Channel Select Bits Timing

The logic values on the channel select pins (S2, S1, and S0) and the gain select pins (G2, G1, G0) are internally latched on the rising edge of CS. In normal operation (shown in [Figure 120\)](#page-38-1), there is a one-sample cycle delay for both the channel and gain settings to be applied. This means the channel and gain selection bits latched into the ISL71148M on sample *n* are applied on sample *n + 1*. In low power mode (shown in [Figure 121](#page-40-0)), the channel and gain select bits are latched on the rising edge of \overline{CS} and applied to the conversion initiated on the next falling edge of CS. This means that the channel and gain selection bits latched into the ISL71148M on sample *n* are applied on sample *n*. Although the user can update the channel and gain select signals before the setup time required before the rising edge of CS, Renesas recommends not changing the signal state during the conversion process (for example, when BUSY is a logic high).

5.3.4 PGA Gain and Analog Input Range

The ISL71148M can operate with either the PGA bypassed or the PGA gain set to 1, 2, 3, 4, 6, 8, 12, or 16. There is a single PGA in the ISL71148M. Therefore, if a different gain is required for each channel, change the gain select pins before sampling the channel analog inputs. Set the common-mode voltage on the analog input to $V_{REF}/2$. Proper setup and hold times must be met.

Table 3. Analog Input Range

Table 3. Analog Input Range (Cont.)

5.3.5 Digital Clamping and Full Scale Range

The ISL71148M has a digital clamp that limits the output code range so that the output code values do not roll over in either the positive (full scale) or negative (zero scale) directions. The output code range is limited to the range of 10 0000 0000 0000 (-8192) to 01 1111 1111 1111 (8191). It is impossible to see an output code greater than the expected full-scale value or smaller than the zero-scale value.

5.3.6 Input Channel Sequencer (SCAN Mode)

The ISL71148M features an internal sequencer which, when enabled, cycles through all eight differential channel pairs from CH0 to CH7, repeating while SCAN is asserted. The SCAN input acts as a digital gating window for the sequencing function. The initialization cycle is the first sample after SCAN is asserted in normal mode. The second sample after SCAN is asserted should be ignored. The channel sequence begins with the sampling of CH0. The sampling instant for CH0 occurs on the 2nd falling edge of CS following the rising edge of SCAN, as shown in [Figure 122](#page-42-2), which ensures a full acquisition period for the sample of the CH0 analog input. Subsequent rising edges of CS increment the sequencer to acquire the next channel (CH1, CH2,...CH7). Following CH7, the sequencer returns to CH0. The SCAN pin should be asserted for the duration of the required sequence. The gain selection (G2, G1, G0) values are clocked in on the rising edge of CS on sample *n* and applied to sample *n+1*, as shown in [Figure 122.](#page-42-2) When the SCAN pin is de-asserted, the channel select inputs (S2, S1, S0) resume control of the active channel. While SCAN is asserted, the channel select inputs (S2, S1, S0) are ignored.

Figure 122. SCAN and Gain Select Timing Diagram - Normal Mode

When SCAN mode is selected while operating the ISL71148M in low power mode (LPM enabled), the sample following the first rising edge of CS where SCAN is asserted should be ignored. The sampling instant for CH0 occurs on the 2nd falling edge of CS following the rising edge of SCAN as shown in [Figure 123](#page-43-2). This ensures a full acquisition period for the sample of the CH0 analog input. Subsequent rising edges of CS increment the sequencer to acquire the next channel (such as CH0, CH1,...CH7) as shown in [Figure 123](#page-43-2). Following CH7, the sequencer returns to CH0. The SCAN pin should be asserted for the duration of the required sequence. The gain selection (G2, G1, G0) values are clocked in on the rising edge of CS on sample *n* and applied to sample *n* as

shown in [Figure 123.](#page-43-2) When the SCAN pin is de-asserted, the channel select inputs (S2, S1, S0) resume control of the active channel. While SCAN is asserted, the channel select inputs (S2, S1, S0) are ignored.

Figure 123. SCAN and Gain Select Timing Diagram - Low Power Mode

In both normal operation and low power modes of operation, the ISL71148M data readout on SDO in SCAN mode is performed with the same timing as given in [Figure 120](#page-38-1) and [Figure 121.](#page-40-0) The active channel and gain settings for the conversion can still be optionally read out following the LSB (adjusting the sample rate period accordingly). In SCAN mode, the active channel bits correspond to the sequencer-selected channel and not the channel input pin states (S2, S1, and S0). Gain can be adjusted when operating in SCAN mode as long as specified setup and hold times are obeyed. Gain settings are applied to the current sample in lower power mode and are applied one cycle later in normal operation mode as shown in [Figure 122](#page-42-2) and [Figure 123](#page-43-2). When SCAN is de-asserted, the sample at the subsequent rising edge of \overline{CS} is from the last channel selected by the sequencer. For example, if SCAN is de-asserted when the sequencer selects CH1, the next sample is CH2. Following the CH2 sample, the channel select pins (S2, S1, S0) drive the output channel selection.

5.4 Convert Start (CS) Pin

The convert start input (\overline{CS}) initiates a conversion in the ISL71148M. The input logic level of \overline{CS} is determined by the DV_{CC} supply voltage, which operates across a range of 2.2V up to 3.6V. A falling edge on this input starts a new conversion. The conversion is timed using an internal oscillator. The logic state of the \overline{CS} pin controls the state of the SDO pin. A logic high on the CS pin disables the SDO pin driver resulting in a high-impedance state on the SDO pin. A logic low on the \overline{CS} pin enables the SDO driver (unless \overline{PD} is low) and allows data to be read out following a conversion. Renesas recommends using a low jitter (low phase noise) source to provide the input to this pin. Exact jitter requirements depend highly on the acceptable noise in a given application. Hold this pin low at power-up and when in power-down or the device is inactive.

5.5 Power-Down (PD) Pin

The ISL71148M has a separate power-down pin that is active low $\overline{(PD)}$. Anytime the ISL71148M is powered up and operated statically without a required conversion (CSB held low), this pin should be asserted. When this pin is asserted, the ISL71148M is powered down to ≤115µW of total power dissipation. If PD is asserted during a conversion, the conversion is halted, and the SDO pin is held in high impedance (high-Z). The ISL71148M is brought out of power-down mode by de-asserting PD. When operating the ISL71148M in normal mode (LPM = 0V), there is a one-sample delay before output data is valid and the channel and gain selections are applied (see [Figure 120](#page-38-1)). When operating the ISL71148M in low power mode (LPM = DV_{CC}), the sample on the first rising edge of CS is valid, and the channel and gain selections are applied to that sample (see [Figure 121](#page-40-0)). The wakeup time for the ISL71148M to come out of power-down and be ready to begin sampling is specified in the electrical tables as [Wake-Up time from Power-Down Mode.](#page-15-1) The input logic level of PD is determined by the DV_{CC} supply voltage, which operates across a range of 2.2V up to 3.6V. There is an internal 500kΩ pull-up resistor connected to DVCC on this pin.

5.6 Reference Input (REF) Pin

The ISL71148M voltage reference input determines the full-scale input range. The input voltage range of this pin is from 2.4V up to 2.6V. Decouple this pin to ground with a high-quality, low ESR 10μF ceramic capacitor. Renesas recommends placing a capacitor with a voltage rating of 10V or greater as close as possible to the REF pin.

Use a low noise, low-temperature drift reference to drive this pin. Input noise from the input reference directly impacts the noise performance of the device. Temperature drift of the external reference affects the full-scale error performance over temperature for the ISL71148M. Exact specifications for the noise and temperature drift requirements depend heavily on the application. For example, the ISL71148M evaluation board uses a 2.5V voltage reference with a typical output noise voltage of 1.9μ V_{P-P} and a maximum temperature coefficient of 7ppm/°C.

5.7 PGA Bypass (PGABP) Pin

The PGABP pin can be set high to enable the input coming from the buffer/multiplexer to drive the ADC directly. This mode of operation allows the highest sample rate for the ISL71148M. The input logic level of PGABP is determined by the DV_{CC} supply voltage, which operates across a range of 2.2V up to 3.6V. When the PGABP pin is de-asserted, the gain select inputs (G2, G1, G0) resume control of the active channel. While PGABP is asserted, the gain select inputs (G2, G1, G0) are ignored.

5.8 ±(**CH0 - CH7) Input Pins**

The analog input pins are independently buffered and exhibit high input impedance (1GΩ) and low input capacitance (4pF) to ease input drive requirements. Any unused input pair pins should always be terminated to ground.

The ISL71148M is specified and tested with a differential analog input but also supports sampling single-ended signals. *Note*: For single-ended inputs, apply a signal to the +CHx input pins while connecting the -CHx input pins to a low noise DC input voltage equal to VREF/2 or connected directly to GND. See [Single-Ended Operation](#page-50-0) for more details. The ISL71148M evaluation board can be used as a guide for proper circuit optimization. Due to the high bandwidth (50MHz) of the analog input, Renesas recommends using an Anti-Alias Filter (AAF) appropriate for the required application. Operating the ISL71148M with an input amplifier is not required because the device has an integrated PGA. Still, it can ease input common mode biasing and/or provide additional gain in certain applications. An example topology is given in [Figure 124,](#page-45-2) which uses a driver amplifier and an RC input filter. Care must be taken when choosing an amplifier with low noise and distortion because the ADC performance is directly impacted. *IMPORTANT:* Choose feedback resistance values that are less than 1kΩ (typically, 100Ω to 200Ω) to minimize the impact of resistor thermal noise. The noise of the resistor is directly related to its value by [Equation 13,](#page-44-3) where k is the Boltzmann constant (1.38 x 10⁻²³ J/K), T is the temperature in Kelvin (room temperature = 27° C = 300K), and R is the resistance value (Ω).

(EQ. 13) Power Spectral Density (PSD) = $4kTR (V^2/Hz)$

At the input to the ADC, a simple RC filter should be sufficient for most applications. Choose the RC circuit values appropriately for the application. A low-value resistor ($R_S \le 50 \Omega$) is recommended for low noise performance. Add a high-quality shunt capacitor (C_P) as close as possible to each differential channel input pin to limit the input bandwidth to the ISL71148M. This capacitor should have a low ESR value with a low temperature and voltage coefficient. The exact requirements depend highly on the application and the sampled signal(s). The recommended value for the C_P is 20-50pF. Larger values for C_P can be used for slower conversion rates.

Note: Large values of shunt capacitance are not required to squelch charge kickback from the multiplexer or the ADC because each analog input is independently buffered.

Renesas recommends using a high-quality ceramic capacitor $(C_{\rm p})$ in shunt on the analog input that is at an appropriate value for the required application. Choose the series resistance in the analog input circuit based on the output impedance of the driver amplifier and the input bandwidth requirements. An example topology is given in [Figure 125,](#page-45-3) which converts a 0V input common-mode voltage to the ADC input common-mode voltage of $V_{REF}/2$. This circuit is employed on the ISL71148M evaluation board to allow the ADC to be driven from various types of signal generators.

Figure 125. Common-Mode Conversion Amplifier Example Circuit

5.9 Low Power Mode (LPM) Pin

The ISL71148M has a low power mode (LPM) pin that can be asserted high to enable the device to operate in a mode with significantly lower power dissipation, especially at lower sample rates. Low power mode also offers accurate sampling immediately following initial power-up or exiting from power-down mode. The input logic level of LPM is determined by the DV_{CC} supply voltage, which operates across a range of 2.2V up to 3.6V. There is an internal 500kΩ pull-down resistor connected to GND on this pin.

5.10 SCAN Pin

The ISL71148M has a SCAN pin that enables an internal sequencer to control the channel selection. When the SCAN pin is asserted high, the sequencer is enabled, and the device sequences through the eight input channels beginning on the next rising edge of \overline{CS} . The channel selection begins with CH0 and consecutively selects through all eight channels up to CH7 on each subsequent rising edge of CS. As long as SCAN is asserted high, the ISL71148M continues to sequence through the eight input channel pairs consecutively from CH0 to CH7 on each rising edge of CS. While SCAN is asserted, the channel selection pins (S2, S1, and S0) are ignored. The input logic level of LPM is determined by the DV_{CC} supply voltage, which operates across a range of 2.2V up to 3.6V.

5.11 Channel Selection (S2, S1, and S0) Pins

The ISL71148M has three channel selection input pins: S2, S1, and S0. These three pins determine which of the analog input channels, ±CH0 to ±CH7, are selected. If the SCAN pin is asserted, the channel selection input pins are ignored. The channel selection is determined by the logic states of pins S2, S1, and S0 and is given in [Table 4](#page-46-2). The input logic level of LPM is determined by the DV_{CC} supply voltage, which operates across a range of 2.2V up to 3.6V. These inputs are ignored when the SCAN pin is asserted.

S ₂	S ₁	\mathbf{S}	Channel	
	0	0	CH0+, CH0-	
	0		CH1+, CH1-	
n		0	CH2+, CH2-	
0			CH3+, CH3-	
	0	Ω	CH4+, CH4-	
	ი		CH5+, CH5-	
			CH6+, CH6-	
			CH7+, CH7-	

Table 4. Channel Selection Logic (S2, S1, S0)

5.12 Gain Selection (G2, G1, and G0) Pins

The ISL71148M has three gain selection input pins: G2, G1, and G0. These three pins determine the gain setting of the PGA. The gain selection of the PGA is determined by the logic states of pins G2, G1, and G0, which are shown in [Table 5](#page-46-3). The PGABP pin is of higher priority than G2, G1, and G0. The gain can be adjusted dynamically during operation so long as setup and hold times are met with or without the sequencer being enabled (sequencer is enabled when SCAN is asserted to a logic high). The input logic level of these pins is determined by the DV $_{\rm CC}$ supply voltage, which operates across a range of 2.2V up to 3.6V.

5.13 Transfer Function

[Figure 126](#page-47-3) gives the transfer function of the ISL71148M. Code transitions in the digital output bits of the device occur at midway points between successive integer LSB values that range from 0.5 LSB, 1.5 LSB, 2.5 LSB, 3.5 LSB... and FS - 3.5 LSB, FS - 2.5 LSB, FS - 1.5 LSB, FS - 0.5 LSB.

The output data is in two's complement format. The device operates as a 14-bit ADC with an output code range in two's complement from -2N-1 to 2^{N-1} -1 where N = 14, making the total code range -8192 to 8191 inclusive.

Figure 126. Transfer Function

5.14 Power Supply Sequencing

The ISL71148M does not have any specific power sequencing requirements. *Important:* Follow the guidelines in the recommended operating conditions and observe the maximum supply voltage conditions outlined in the [Absolute Maximum Ratings](#page-8-1) section.

5.15 Cold Sparing Operation

The ISL71148M can be used in applications requiring connections to multiple input devices with only one active at a given time, commonly called cold sparing. The analog input of the ISL71148M connects to an 8-channel multiplexer with high-impedance inputs. Select only one channel at a given time for sampling. In many cold-sparing applications, the unused devices connected to the unused channels are completely powered down with the supply voltage removed. However, for the ISL71148M, any device connected to one of the eight analog inputs should be provided a supply voltage but can be placed into power-down mode using the PD pin of the individual devices.

Figure 127. Cold Sparing Example Circuit

5.16 Configuration Examples

The ISL71148M can be used in various applications that require the device to be set up in a particular configuration. There are several ways to configure the ISL71148M to provide the best performance for a given application. A key configuration parameter for the ISL71148M is the data format. *Note:* In the following examples shown in sections [Normal Mode, PGA Gain](#page-49-0) through [Single-Ended Operation](#page-50-0), an arbitrary channel is chosen. However, any channel can be used, or the ISL71148M can be placed in SCAN mode, where all eight channels are selected sequentially in a repeating mode. See [Input Channel Sequencer \(SCAN Mode\)](#page-42-1) for more details on SCAN mode.

5.16.1 Normal Mode, PGA Gain

In applications that require amplification of an input and a higher sample rate from the ADC, the ISL71148M can be configured into normal mode, setting the PGA gain to a value of any gain. This feature allows the user to amplify the input signal to use the full input range of the ISL71148M for best signal-to-noise performance when a small signal is sampled. For example, to select this operating with a PGA gain of 2 using Channel 1, the pin configuration should be set as shown in [Table 6](#page-49-4).

S ₂	S ₀	PGABP	G ₂	G1	G ₀	LPM

Table 6. Pin Configuration - PGA Gain of 2 using Channel 1

5.16.2 Normal Mode, PGA Bypassed

In applications that require the highest sample rate from the ADC, the user can configure the ISL71148M into normal mode with the PGA bypassed. There is no input amplification in this case, but the ADC can operate at its highest possible sample rate. An input signal can still be applied to one of the eight channels with a voltage up to the full input range. For example, to select this operating mode with the PGA bypassed using Channel 4 of the ISL71148M, set the pin configuration as shown in [Table 7](#page-49-5).

Table 7. Pin Configuration - PGA bypassed using Channel 4

S ₂	\sim	S0	PGABP	G ₂	r.,	G ₀	LPM

5.16.3 Low Power Mode, PGA Enabled

In applications that require lower power consumption and where a lower sample rate is sufficient, the ISL71148M can be configured into low-power mode. This gives the user the ability to amplify the input signal to use the full range of the ISL71148M for best signal-to-noise performance when a small signal is sampled. Although the sample rate is only slightly reduced in low power mode, the power consumption is significantly reduced, especially for lower sample rates. For example, to select this operating mode with a PGA gain of 4 using Channel 1 of the ISL71148M, set the pin configuration as shown in [Table 8](#page-49-6).

Table 8. Pin Configuration - PGA Gain of 4 using Channel 1

5.16.4 Low Power Mode, PGA Bypassed

In applications that require lower power consumption where a lower sample rate is sufficient and no input amplification is necessary, the ISL71148M can be configured into low-power mode with the PGA bypassed. The sample rate is only slightly reduced compared to normal mode with the PGA bypassed, and the power consumption is significantly reduced. For example, to select this operating mode using Channel 5 of the ISL71148M, set the pin configuration as shown in [Table 9](#page-49-7).

5.16.5 Single-Ended Operation

The ISL71148M can be configured for applications that require single-ended inputs. To implement this operating mode, apply the full input range (0V - 2.5V) to the positive channel input and apply $V_{RFF}/2$ or ground to the negative channel input as shown in [Figure 128.](#page-50-1)

Figure 128. Single-Ended Application Schematic

The negative channel inputs should have a low-impedance connection to a $V_{REF}/2$ plane on the circuit board layout to operate the device in bipolar mode. $V_{RFF}/2$ can be obtained from V_{RFF} using a precision resistor divider network but should be buffered before driving the negative input channel. The output code range for a bipolar mode configuration would be from -2^{N-2} to 2^{N-2}-1, where N = 14, making the total code range from -4096 to 4095.

The negative channel inputs should have a ground connection to operate the device in unipolar mode. This unipolar configuration exercises an output code range from 0 to 2^{N-1} -1, where N = 14, making the total code range from 0 to 8191. When running the device in unipolar mode, the analog input to the positive channel should be adjusted depending on the PGA gain applied, as shown in [Table 10](#page-50-2).

Note: In the PGA Bypass Mode or unity gain setting, the output code range is limited to +4095/-4096 for a bipolar connection and 8191/0 for a unipolar connection. The full output range of the ADC can be exercised by configuring the PGA to a gain of 2 or more.

5.16.6 Dual Footprint ISL73148SEH/ISL71148M

The ISL71148M can be configured inside an ISL73148SEH footprint. [Figure 129](#page-51-1) shows a connection diagram to configure the ISL71148M in a single-ended operation. The negative input channels can be connected to low-impedance VREF/2 or ground planes (see [Single-Ended Operation](#page-50-0)). Moreover, a PGA Bypass pin is added to the footprint because it is a dual-purpose pin in the ISL73148SEH.

Figure 129. Dual Footprint ISL73148/ISL71148

6. Radiation Tolerance

6.1 Total Ionizing Dose (TID) Testing

6.1.1 Introduction

The test was conducted to provide an assessment of the total dose hardness of the part and to provide an estimate of the bias sensitivity. Total dose testing of the ISL71148M proceeded in accordance with the guidelines of MIL-STD-883 Test Method 1019. The experimental matrix consisted of 12 samples irradiated under bias and 12 with all pins grounded (unbiased). The ISL71148M30NZ is rated at 30krad(Si) at LDR, and the ISL71148M50NZ is rated at 50krad(Si). Three control units were used. [Figure 130](#page-52-3) shows the bias configuration. The wafers were drawn from wafer lot F6W628. All samples were packaged in the TQFP plastic package.

Figure 130. LDR Bias Configuration

Samples were irradiated at a low dose rate (LDR) of 0.01rad(Si)/s using a Hopewell Designs N40 vault-type LDR irradiator in the Palm Bay, Florida, Renesas facility. A PbAl box was used to shield the test fixture and devices under test against low energy and secondary gamma radiation. All electrical testing was performed outside the irradiator using the production Automated Test Equipment (ATE) with data logging at each downpoint. Downpoint electrical testing was performed at room temperature. The planned irradiation downpoints were 0krad(Si), 10krad(Si), 30krad(Si), 50krad(Si), and 60krad(Si).

6.1.2 Results

Table 10 summarizes the attributes data. Bin 1 indicates a device that passes all the datasheet specification limits.

Table 11. Total Dose Test Attributes Data

6.1.3 Data Plots

6.1.3.1 Normal Mode

Figure 131. INL vs TID **Figure 132. DNL vs** TID

Unless otherwise noted, AV_{CC} = 5.0V; DV_{CC} = 2.5V, REF = 2.5V, GND = 0V, PGA Bypassed, LPM = 0V, f_{SAMP} = 900.901ksps, $F_{\sf IN}$ = 20.3kHz, A_{IN} = -1dBFS; T_A = 25°C. (Cont.)

Figure 135. - FSE vs TID Figure 136. SNR vs TID

Unless otherwise noted, AV_{CC} = 5.0V; DV_{CC} = 2.5V, REF = 2.5V, GND = 0V, PGA Bypassed, LPM = 0V, f_{SAMP} = 900.901ksps, $F_{\sf IN}$ = 20.3kHz, A_{IN} = -1dBFS; T_A = 25°C. (Cont.)

Figure 137. SFDR vs TID Figure 138. Analog Supply Current vs TID

Figure 139. Digital Supply Current vs TID

6.1.3.2 Low Power Mode

Unless otherwise noted, AV_{CC} = 5.0V; DV_{CC} = 2.5V, REF = 2.5V, GND = 0V, PGA Bypassed, LPM = DV_{CC}, f_{SAMP} = 684.932ksps, F_{1N} = 20.3kHz, A_{1N} = -1dBFS; T_A = 25°C.

Figure 142. ZSE vs TID **Figure 143. + FSE vs TID**

Unless otherwise noted, AV_{CC} = 5.0V; DV_{CC} = 2.5V, REF = 2.5V, GND = 0V, PGA Bypassed, LPM = DV_{CC}, f_{SAMP} = 684.932ksps, F_{1N} = 20.3kHz, A_{IN} = -1dBFS; T_A = 25°C. (Cont.)

Figure 146. SFDR vs TID Figure 147. Analog Supply Current vs TID

Unless otherwise noted, AV_{CC} = 5.0V; DV_{CC} = 2.5V, REF = 2.5V, GND = 0V, PGA Bypassed, LPM = DV_{CC}, f_{SAMP} = 684.932ksps, F_{1N} = 20.3kHz, A_{IN} = -1dBFS; T_A = 25°C. (Cont.)

Figure 148. Digital Supply Current vs TID

6.1.4 Conclusion

ATE characterization testing showed no rejects to the datasheet limits at all downpoints. Data for selected parameters are presented in [Figure 131](#page-53-2) through [Figure 148](#page-58-1). [Table 12](#page-58-2) shows the average of other key parameters with respect to total dose in tabular form. No differences between biased and unbiased irradiation were noted, and the part is not considered bias sensitive.

Parameter	Irradiation Condition	Pre-Rad Value	10krad(Si)	30krad(Si)	50krad(Si)	60krad(Si)	Unit
	Biased	-0.421	-0.423	-0.429	-0.436	-0.425	LSB
	Ground	-0.431	-0.429	-0.454	-0.441	-0.451	
INL MIN	Limit -	-1	-1	-1	-1	-1	
	Limit +	$\overline{}$	$\overline{}$	$\overline{}$	$\overline{}$	$\overline{}$	
	Biased	0.373	0.366	0.369	0.373	0.371	
INL MAX	Ground	0.373	0.382	0.372	0.378	0.374	LSB
	Limit -	$\overline{}$	$\overline{}$	$\overline{}$	$\overline{}$	$\overline{}$	
	$Limit +$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	
	Biased	-0.164	-0.163	-0.163	-0.168	-0.169	LSB
DNL MIN	Ground	-0.163	-0.164	-0.167	-0.161	-0.166	
	Limit -	-0.5	-0.5	-0.5	-0.5	-0.5	
	Limit +	$\overline{}$	$\overline{}$	۰	$\overline{}$		
DNL MAX	Biased	0.161	0.162	0.159	0.158	0.160	LSB
	Ground	0.163	0.164	0.167	0.158	0.164	
	Limit -	\blacksquare	\sim	$\overline{}$	$\overline{}$	\blacksquare	
	Limit +	0.5	0.5	0.5	0.5	0.5	

Table 12. Total Dose Test Attributes Data

Table 12. Total Dose Test Attributes Data (Cont.)

1. AVCC = 4.5V, DVCC = 2.2V

6.2 Single-Event Effects Testing

6.2.1 Introduction

The intense proton and heavy-ion environment encountered in space can cause a variety of Single Event Effects (SEE) in electronic circuitry, including Single Event Upset (SEU), Single Event Transient (SET), Single Event Functional Interrupt (SEFI), Single Event Latch-Up (SEL), Single Event Gate Rupture (SEGR), and Single Event Burnout (SEB). SEE can lead to system-level performance issues such as disruption, degradation, and destruction. Individual electronic components should be characterized for predictable and reliable space system operation to determine their SEE response. The following discusses the SEE testing results performed on the ISL71148M product.

6.2.2 Test Facility

The SEE testing was performed at the Texas A&M University (TAMU) Radiation Effects Facility of the Cyclotron Institute. The K500 Cyclotron was the particle accelerator used at this facility to supply the variety of heavy ion beams used to test the ISL71148M. The SEE testing was performed in August 2023 with normal incidence Silver (Ag) ions with a LET value at 46MeV•cm2/mg, Argon (Ar) at 8.6MeV•cm2/mg, and Neon (Ne) at 2.7MeV•cm2/mg.

As part of our setup, the lid was removed from the DUT and placed at 40 mm from the end of the heavy ion beam line to get direct exposure to the die. The equipment used for the experiments was managed from the K500 data/control room, located above the cyclotron room. Most of the instruments were connected through 20-foot cables up to the control room; the rest were connected remotely through a local area network (LAN) cable.

6.2.3 Destructive Single Event Effects (DSEE) Testing Results

For DSEE testing, three different power supplies were provided externally to the ADC to monitor the currents of each in real time; these were A_{VCC} , D_{VCC} , and V_{REF} .

The die temperature was set to 125°C \pm 10°C. The failure criteria for testing were shifts of \pm 10% from pre-irradiation to post-irradiation measurements on any supply currents. The supply for D_{VCC} was set to 4.6V, and V_{REF} was set to 3.6V, intending to run this test at the ADC's recommended absolute maximum voltages. The A_{VCC} supply was swept in 0.10V steps. Results show that ISL71148M did not experience DSEEs up to A_{VCC} = 6.2V.

6.2.4 Single Event Transient Testing

During SET testing, the ADC input was set to approximately midscale using an amplifier circuit on the ISL71148M engineering evaluation board driving the ADC analog input. Setting the ADC analog input to a mid-scale value enables the observation of positive and negative excursions in the output codes. Before every run, the median code for Channel 1 was used to set the ±20 code threshold window, while the other seven channels were recorded to be used when post-processing the SET data. If the output code of the ADC went beyond the ±20 code window during each run, it was counted as a SET.

Single-event transient testing was performed on the ISL71148M under the conditions listed in [Table 13.](#page-60-5) The sequence in which these conditions were implemented was in alternating style from one DUT to the next in the order of 1-2, then 2-1 for normal mode tests and 3-4, then 4-3 for low power mode tests. The alternating order of the tests in normal and low power modes was implemented to detect any potential dependency on cumulative dose effects. To detect any potential A_{VCC} voltage-related or sample rate-related issues, the ISL71148M was tested at the minimum analog supply voltage of A_{VCC} = 4.5V. The ADC is more stressed at a lower A_{VCC} supply voltage.

Table 13. SET Test Conditions

Table 13. SET Test Conditions (Cont.)

[Table 14](#page-61-0) summarizes all SET runs for conditions #1 through #4. Four DUTs were tested for each condition for a total fluence of 8×10⁶ion/cm². Only a small number of SETs lasted two consecutive samples. The data shows that out of all SETs observed, more than 80% were less than 100 codes in magnitude for an LET of 46MeV•cm²/mg. During all SET testing, the devices were exposed to a total fluence of 2×10⁶ion/cm² per run.

Table 14. SET Results Summary

Test condition #5 was specifically implemented to test the channel sequencer of the ISL71148M, which is enabled by asserting the SCAN pin. In SCAN mode, the ISL71148M sequences through all eight channels from 0 to 7 in repeating order. Test condition #5 only monitors the information bits to verify the sequencer selects the correct channel. These results are shown in [Table 15.](#page-61-1)

Table 15. Test Condition #5 SET Runs (Cont.)

Weibull curve parameters were generated for all test conditions and are shown in [Table 16](#page-62-2). Conditions #1 through #4 show a saturation cross section range from 4.75×10^4 μ m² to 1.48×10^5 μ m². Test Condition #5 shows a saturation cross section of 3.97×10²µm².

Table 16. Weibull Curve Parameters

6.2.5 Conclusion

The DSEE test analysis for the ISL71148M showed that the device is resistant to DSEE at supply voltages up to AVCC = 6.2V, D_{VCC} =4.6V, and VREF = 3.6V at a die temperature of 125[°]C ± 10[°]C.

The SET results show that most of these errors last a single sample and they clear without any user intervention. Thus, no SEFIs were observed up to 46 MeV•cm2/mg. Furthermore, the data shows that most of the SET's observed were less than 100 codes in magnitude.

7. Die and Assembly Characteristics

Table 17. Die and Assembly Related Information

8. Package Outline Drawing

For the most recent package outline drawing, see [Q48.7x7.](https://www.renesas.com/document/psc/package-drawing-tqfp-48pin-q487x7)

Q48.7x7 (JEDEC MS-026ABC Issue B) 48 Lead Thin Plastic Quad Flatpack Package

Rev. 1 9/98

1. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

NOTES:

- 2. All dimensions and tolerances per ANSI Y14.5M-1982.
- 3. Dimensions D and E to be determined at seating plane $|\text{-} \mathsf{C-}|.$
- 4. Dimensions D1 and E1 to be determined at datum plane . -H-
- 5. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm (0.010 inch) per side.
- 6. Dimension b does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum b dimension by more than 0.08mm (0.003 inch).
- 7. "N" is the number of terminal positions.

9. Ordering Information

1. These Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu-Ag plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J-STD-020.

2. For Moisture Sensitivity Level (MSL), see the [ISL71148M](https://www.renesas.com/ISL71148M) product page. For more information about MSL, see [TB363](https://www.renesas.com/document/oth/tb363-guidelines-handling-and-processing-moisture-sensitive-surface-mount-devices-smds).

3. For the Pb-Free Reflow Profile, see [TB493](https://www.renesas.com/us/en/document/oth/tb493-snpb-and-pb-free-reflow-soldering-temperature-profiles).

10. Revision History

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www[.r](https://www.renesas.com)enesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com[/](https://www.renesas.com/contact-us)contact-us/.