

ISL71441SLH

Radiation Hardened 12V Half-Bridge GaN FET Driver

The ISL71441SLH is a Radiation Hardened PWM input 12V Half Bridge GaN FET Driver that drives low $r_{DS(ON)}$ Gallium Nitride FETs for DC/DC switching regulators. An integrated programmable GaN FET gate drive voltage, high-side bootstrap switch, and strong gate drive current provide a compact and robust GaN FET half-bridge driver.

The ISL71441SLH can interface directly to the ISL73847SLH dual-phase PWM buck controller to create a high-efficiency point-of-load regulator to power many of the latest low voltage high current FPGA and DSP digital core rails.

Applications

- High current DC/DC Point-of-Load (POL) for FPGA and DSP supply rails
- 5V or 12V input to 1V output POL regulation
- GaN FET motor driver
- Combine with ISL73847SLH DC/DC PWM controller and Renesas GaN FETs for a complete DC/DC solution

Features

- Qualified to Renesas Rad Hard Plastic Production and QCI Flow (R34ZZ0006EU)
 - All screening and QCI is in accordance with SAE AS6294/1
- Up to 20V bootstrap voltage half-bridge driver
- Programmable 4.5V to 5.5V gate drive voltage
- Single tri-level PWM input control
- Separate source and sink driver outputs
- High-side peak drive: 2A Sourcing, 4A Sinking
- Low-side peak drive: 4A Sourcing, 8A Sinking
- · High and low side programmable dead time control
- Highly matched fast propagation delay: 29ns
- Full military temperature operation: T_A = -55°C to 125°C ambient range
- 20Ld Plastic 5x5mm QFN Package
- TID Rad Hard Assurance (RHA) testing
 - LDR (0.01rad(Si)/s): 75krad(Si)
- SEE Characterization
 - No DSEE with V_{DD} = 20V, PHS = 13.5V, PVCC = 6.5V, and AVCC = 6.3V at LET = 86MeV•cm²/mg
 - SEFI <10µm² at LET = 86MeV•cm²/mg
 - No half-bridge shoot-through SET at LET = 86MeV•cm²/mg




Figure 1. Typical Application Schematic: 2-Phase Controller + Bridge Driver + GaN FETs for 12V Input, 1.0V Output, 50A DC/DC Converter



Contents

1.	Overview	4
	1.1 Block Diagram	4
2.	Pin Information	5
	2.1 Pin Assignments	5
	2.2 Pin Descriptions	
3.	Specifications	7
•	3.1 Absolute Maximum Ratings	
	3.2 Outgas Testing	
	3.3 Thermal Information	
	3.4 Recommended Operating Conditions	
	3.5 Electrical Specifications	
	3.5.1 DC Electrical Specifications	8
	3.5.2 AC Electrical Specifications	
	3.6 Timing Diagrams	16
4.	Typical Performance Curves	18
5.	Functional Description	24
-	5.1 Half-Bridge Driver	
	5.2 GaN/MOS FET Gate Drive Supply	
	5.3 PWM Input	
	5.4 Dead Time Control	
	5.5 Driver Output Architecture	25
	5.6 Integrated BOOT Switch	25
6.	Application Information	25
	6.1 Power Supply Biasing	25
	6.2 AVCC LDO	
	6.3 PVCC LDO	
	6.4 Setting PVCC (Gate Drive) Voltage	
	6.5 PVCC and BOOT Undervoltage Lockout (UVLO)	
	6.6 Enable Control	
	6.8 Dead Time Control Resistor Setting	
	6.9 Bootstrap Capacitor Design	
	6.10 Bootstrap Voltage Overcharge Protection	
	6.11 Gate Driver Outputs	
	6.12 FLTb Pin Fault Indication	30
	6.13 FLTb pin Usage with ISL73847SLH and other ISL71441SLH drivers	30
	6.14 FLTb as Pseudo Enable Pin	
	6.15 Over-Temperature Protection	
	6.16 VDD Supply Current	
	6.17 Power Dissipation	
7	PCB Layout	
7.	•	
_	7.1 Layout Guidelines	
8.	Package Outline Drawing	
9.	Ordering Information	35
10.	Revision History	35





1. Overview

1.1 Block Diagram




Figure 2. Circuit Block Diagram

2. Pin Information

2.1 Pin Assignments




Figure 3. Pin Assignments - Top View

Note: Top View - The EPAD is notched on the corner to indicate pin #1 location.

2.2 Pin Descriptions

Pin Number	Pin Name	ESD Circuit	Description
1	NC	-	No connection.
2	FLTb	1	I/O pin. As an open-drain output, FLTb is an active low indicator when EN = 0, AVCC UVLO, PVCC UVLO, or in a over-temperature fault. As a high-impedance input, FLTb disables the driver outputs when driven low. Place a pull-up resistor on the FLTb pin to AVCC. Place a 10pF capacitor from FLTb to GND for SET mitigation.
3	RDU	1	Dead time delay control for the high-side turn-on. A $1k\Omega$ - $10k\Omega$ resistor to GND sets the rising edge delay of Upper Gate High (UGH) to the falling edge of Lower Gate Low (LGL) in the range of 6.5ns to 50ns. Connect RDU to SGND for 6.5ns delay.
4	RDL	1	Dead time delay control for low-side turn-on. A $1k\Omega$ - $10k\Omega$ resistor to GND sets the rising edge delay of Lower Gate High (LGH) to the falling edge of Upper Gate Low (UGL) in the range of 6.5ns-50ns. Connect RDL to SGND for 6.5ns delay.
5	AVCC	1	Output of the internal 5V LDO regulator for chip bias. Input is VDD. A minimum of 1µF ceramic decoupling capacitor is necessary on AVCC to SGND.
6	SGND	-	Analog signal GND. Anti-parallel diodes are connected between SGND and PGND.
7	VDD	2	Input supply to chip. Bias range is 4.75V to 18V.
8	FB	1	PVCC LDO error amplifier inverting input. A resistor divider network from FB to PVCC and SGND sets the PVCC LDO output voltage. If FB is connected to PVCC, PVCC output voltage is 4.5V.



Pin Number	Pin Name	ESD Circuit	Description					
9	PVCC	1	utput of the LDO for the low-side gate drive voltage. Recommended PVCC range is 4.5 5V. A minimum 1µF ceramic decoupling capacitor is necessary on PVCC to PGND.					
10	PGND	-	Low-side driver output reference pin. Anti-parallel diodes are connected between SGND and PGND.					
11	LGL	5	Low-side sink driver for gate turn-off. Connect this pin to LGH and to the GaN FET gate.					
12	LGH	4	Low-side source driver for gate turn-on. Connect this pin to LGL and to the GaN FET gate.					
13	NC	-	No connection.					
14	PHS	3	High-side GaN FET source reference. Connect to the phase switching node of the half-bridge.					
15	UGL	7	High-side sink driver for gate turn-off. Connect this pin to UGH and to the GaN FET gate.					
16	UGH	6	High-side source driver for gate turn-on. Connect this pin to UGL and to the GaN FET gate.					
17	воот	3	High-side bootstrap bias pin. Connect a bootstrap capacitor from this pin to PHS. An internal bootstrap switch refreshes the bootstrap capacitor when PWM = 0 and PHS voltage is within 300mV of PGND.					
18	NC	-	No connection.					
19	EN	2	Enable input pin. When EN is low, driver outputs are in a high-impedance state and do not respond to PWM inputs. The PVCC LDO is shutdown and the FLTb pin is internally pulled low. When EN is high, the PVCC LDO is enabled and the driver outputs respond to PWM inputs.					
20	PWM	1	Tri-Level PWM input pin. Logic high turns on the high-side gate driver. Logic low turns on the low-side gate driver. Mid-Level actively turns off both gate drivers. Internal pull-up and pull-down resistors bias pin to mid-level when not externally driven.					
EPAD	-	-	Package bottom thermal pad. Connect to SGND and PGND pins.					
	ackage □ Pin □ PGND □ Circuit	9.6V Clam	Package Pin 28.8V Clamp PGND PGND Circuit 2 BOOT 9.6V Clamp PHS PGND Circuit 3					
Pin	0.7 A Clar	'V mp Pa	Package Pin BOOT 0.7V Clamp Ckage Pin Package Pin Pac					
Cir	cuit 4		Circuit 5 Circuit 6 Circuit 7					



3. Specifications

3.1 Absolute Maximum Ratings

Caution: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Parameter	Minimum	Maximum	Unit
PVCC to PGND; BOOT to PHS	-0.3	+6.5	V
VDD to SGND	-0.3	+20	V
PHS to PGND	-0.3V DC	+20	V
PHS to PGND ^[1]	-	+16.5	V
PHS to PGND ^[2]	-	+13.5	V
PHS to PGND (repetitive transient)	-5V (100ns)	-	V
BOOT to PGND	-0.3	+24	V
BOOT to PGND ^[1]	-	+21.5	V
BOOT to PGND ^[2]	-	+18.5	V
EN to SGND	-0.3	VDD+0.3	V
AVCC, FB, PWM, FLTb, RDU, RDL to SGND	-0.3	+6.5	V
UGH, UGL	PHS-0.3	BOOT+0.3	V
LGH, LGL	GND-0.3	PVCC+0.3	V
Maximum Junction Temperature	-	+150	°C
Maximum Storage Temperature Range	-65	+150	°C
Human Body Model (Tested per MIL-STD-883 TM3015.7)	-	5	kV
Charged Device Model (Tested per JS-002-2022)	-	2	kV
Latch-Up (Tested per JESD78E; Class 2, Level A)	-	±100	mA

^{1.} Tested in a heavy ion environment at LET = 67MeV•cm²/mg at 125°C.

3.2 Outgas Testing

Specification (Tested per ASTM E595, 1.5)	Value	Unit
Total Mass Lost ^[1]	0.08	%
Collected Volatile Condensible Material ^[1]	0.01	%
Water Vapor Recovered	0.02	%

^{1.} Outgassing results meet NASA requirements of total mass loss <1% and collected volatile condensible material <0.1%.



^{2.} Tested in a heavy ion environment at LET = 86MeV•cm²/mg at 125°C.

3.3 Thermal Information

Parameter	Package	Symbol	Conditions	Typical Value	Unit
Thermal Resistance	20Ld Plastic 5x5mm QFN	$\theta_{JA}^{[1]}$	Junction to ambient.	32	°C/W
	Package	θ _{JC} [2]	Junction to case.	2	°C/W

θ_{JA} is measured in free air with the component mounted on a high-effective thermal conductivity test board with direct attach features.
 See TB379.

3.4 Recommended Operating Conditions

Parameter	Minimum	Maximum	Unit
Ambient Temperature	-55	+125	°C
VDD Voltage	+4.75	+13.2	V
PVCC	+4.5	+5.5	V
PHS	0	+13.2	V

3.5 Electrical Specifications

3.5.1 DC Electrical Specifications

Parameter	Symbol	Test Conditions	Temp.	Min	Typ. ^[1]	Max	Unit
VDD Power Supply				l			
Shutdown Supply Current	IDD _{SHDN}	EN = 0V	-55 to +125°C	-	850	1200	μA
Quincoant Supply Current	ı	PWM = Float; RDU = RDL = 1.3kΩ	-55 to	-	9	-	mA
Quiescent Supply Current	I _{DDQ}	PWM = Float; RDU = RDL = 10kΩ	+125°C	-	-	6	IIIA
Unloaded Operating Current	I _{DDO1}	UG and LG unloaded; PWM = 500kHz at 50% 0V to 5V	-55 to +125°C	-	21	32	mA
Loaded Operating Current	I _{DDO2}	5nF load on UG; 10nF load on LG; PWM = 500kHz at 50% 0V to 5V	-55 to +125°C	-	55	70	mA
Bootstrap Supply							
BOOT Quiescent Current	I _{Q_Boot}	PWM = Float; BOOT-PHS = 4.5V	-55 to +125°C	-	580	650	μA
PVCC and AVCC LDOs							
			-55°C	1.182	1.2	1.206	
			+25°C	1.188	1.2	1.212	
PVCC Feedback Voltage	VFB	VFB Internal reference voltage	+125°C	1.188	1.2	1.212	V
			+25°C (Post Rad)	1.188	1.2	1.212	



^{2.} For $\theta_{\mbox{\scriptsize JC}},$ the case temp location is the center of the package underside.

Parameter	Symbol	Test Conditions	Temp.	Min	Typ. ^[1]	Max	Unit
			-55°C	4.38	4.5	4.6	
		PVCC = 4.5V = FB or with external	+25°C	4.4	4.5	4.6	
		resistors; I _{OUT} from 0mA to 150mA; VDD from 4.85V to 13.2V	+125°C	4.38	4.5	4.6	V
PVCC Gate Drive Voltage	PVCC	VDD 110111 4.03V to 10.2V	+25°C (Post Rad)	4.39	4.5	4.6	
r voc Gate brive voltage	FVCC		-55°C	5.38	5.5	5.6	
		PVCC = 5.5V with external FB	+25°C	5.4	5.5	5.6	
		resistors; I _{OUT} from 0mA to 150mA; VDD from 5.85V to 13.2V	+125°C	5.38	5.5	5.6	V
		VBB IIOII 0.00V to 10.2V	+25°C (Post Rad)	5.39	5.5	5.6	
PVCC in Pass Mode	-	VDD = 4.75V; FB = PVCC; I _{OUT} = 150mA	-55 to +125°C	4.34	4.44	-	V
PVCC Dropout Voltage	-	I _{OUT} = 150mA; VDD voltage where PVCC drops 2% below regulation; PVCC = 4.5V to 5.5V	-55 to +125°C	-	190	250	mV
PVCC Output Current Limit	I _{LIMITP}	VDD = 4.75V; FB = PVCC; Force PVCC = 4.2V	-55 to +125°C	190	250	350	mA
VDD to PVCC Power Supply Rejection Ratio	PVCC _{PSRR}	VDD = 6V + 300mVpp AC 1kHz; PVCC = 5.5V; PVCC I _{OUT} = 150mA	-	-	70	-	dB
		VDD = 6V + 300mVpp AC 100kHz; PVCC = 5.5V; PVCC I _{OUT} = 150mA	-	-	30	-	ub L
		VDD = 4.97V; I _{OUT} = 20mA	-55 to	4.3	4.6	4.69	
Internal LDO voltage	AVCC	VDD = 5.25V to 13.2V; I _{OUT} = 0mA to 20mA	+125°C	4.7	5.0	5.4	V
Dropout Voltage	-	I _{OUT} = 20mA; VDD voltage where AVCC drops 2% below regulation	-55 to +125°C	-	-	250	mV
AVCC Output Current Limit	I _{LIMITA}	VDD = 4.75V; Force AVDD = 4.5V	-55 to +125°C	25	49	100	mA
VDD to AVCC Power	A)/CC	VDD = 6V + 300mVpp AC 1kHz; AVCC = 5V; AVCC I _{OUT} = 20mA	-	-	70	-	٩D
Supply Rejection Ratio	AVCC _{PSRR}	VDD = 6V + 300mVpp AC 100kHz; AVCC = 5V; AVCC I _{OUT} = 20mA	-	-	30	-	- dB
VDD Undervoltage Locko	ut (UVLO)						•
VDD UVLO Rising Threshold	VR _{VDD}	-	-55 to +125°C	4.46	4.6	4.74	V
VDD UVLO Falling Threshold	VF _{VDD}	-	-55 to +125°C	4.41	4.55	4.68	V
VDD UVLO Hysteresis	VH _{VDD}	VR _{VDD} - VF _{VDD}	-55 to +125°C	25	50	90	mV
AVCC Undervoltage Lock	out (UVLO)		•		ı		
AVCC UVLO Rising Threshold	VR _{AVCC}	Test by recovering AVCC from constant current limit	-55 to +125°C	4.46	4.6	4.74	V



Parameter	Symbol	Test Conditions	Temp.	Min	Typ. ^[1]	Max	Unit
AVCC UVLO Falling Threshold	VF _{AVCC}	Test by putting AVCC into constant current limit	-55 to +125°C	4.28	4.41	4.52	٧
AVCC UVLO Hysteresis	VH _{AVCC}	VR _{AVCC} - VF _{AVCC}	-55 to +125°C	150	183	300	mV
PVCC Undervoltage Lock	out (UVLO)						
PVCC UVLO Rising Threshold	VR _{PVCC}	PVCC = 5.5V with FB resistors ^[2]	-55 to +125°C	5.21	5.34	5.45	V
PVCC UVLO Falling Threshold	VF _{PVCC}	PVCC = 5.5V with FB resistors ^[2]	-55 to +125°C	5.07	5.17	5.27	٧
PVCC UVLO Hysteresis	VH _{PVCC}	VR _{PVCC} - VF _{PVCC}	-55 to +125°C	100	150	300	mV
BOOT Undervoltage Lock	out (UVLO)						
BOOT UVLO Rising Threshold	VR _{BOOT}	-	-55 to +125°C	3.8	4.0	4.2	٧
BOOT UVLO Falling Threshold	VF _{BOOT}	-	-55 to +125°C	3.6	3.8	4.0	٧
BOOT UVLO Hysteresis	VH _{BOOT}	VR _{BOOT} - VF _{BOOT}	-55 to +125°C	100	240	400	mV
PWM and EN Input Pins				•			•
EN High Level Threshold	VIH _{EN}	PWM = 0V	-55 to +125°C	-	1.8	2.0	V
EN Low Level Threshold	VIL _{EN}	PWM = 0V	-55 to +125°C	1.0	1.5	-	V
EN Input Hysteresis	VHYS _{EN}	VIH _{EN} - VIL _{EN}	-55 to +125°C	100	325	400	mV
PWM High Threshold	V _{PWMH}	VDD = 4.75V to 13.2V	-55 to +125°C	-	2.7	2.8	V
PWM Middle Level Range	V _{PWMM}	VDD = 4.75V to 13.2V	-55 to +125°C	1.45	-	2.4	٧
PWM Low Threshold	V _{PWML}	VDD = 4.75V to 13.2V	-55 to +125°C	0.90	1.1	-	٧
Mid-High Level Hysteresis	-	VDD = 4.75V to 13.2V	-55 to +125°C	-	100	200	mV
Mid-Low Level Hysteresis	-	VDD = 4.75V to 13.2V	-55 to +125°C	-	200	350	mV
PWM High Input Current	I _{PWMH}	PWM = 5V	-55 to +125°C	10	33	50	μA
PWM Low Input Current	I _{PWML}	PWM = 0V	-55 to +125°C	-50	-22	-10	μA
PWM Pin Pull-Up Resistor	R _{PWMU}	-	-55 to +125°C	150	225	300	kΩ
PWM Pin Pull-Down Resistor	R _{PWML}	-	-55 to +125°C	100	150	200	kΩ



	Symbol	Test Conditions	Temp.	Min	Typ. ^[1]	Max	Unit
PWM Pin Floating Voltage	V _{FLOAT}	-	-55 to +125°C	1.90	2.0	2.135	V
Bootstrap FET Switch	•		•	•			ı
Low Current Voltage	V _{SWL}	100μA through switch	-55 to +125°C	-	1	1.6	mV
High Current Voltage	V _{SWH}	100mA through switch	-55 to +125°C	-	-	145	mV
BOOT Switch Resistance	R _{SW}	100mA through switch	-55 to +125°C	-	-	1.45	Ω
Positive Window Detect Rising Threshold	-	PWM = 0V	-55 to +125°C	160	250	400	mV
Positive Window Detect Falling Threshold	-	PWM = 0V	-55 to +125°C	140	220	380	mV
Negative Window Detect Rising Threshold	-	PWM = 0V	-55 to +125°C	-380	-210	-140	mV
Negative Window Detect Falling Threshold	-	PWM = 0V	-55 to +125°C	-400	-240	-160	mV
Positive Window Detect Hysteresis	-	PWM = 0V	-55 to +125°C	10	25	60	mV
Negative Window Detect Hysteresis	-	PWM = 0V	-55 to +125°C	10	20	60	mV
FLTb Open Drain with Inte	rnal Detect		I				1
Input High Leakage Current	I _{LEAK}	FLTb = AVCC; VDD = 13.2V EN = VDD; No fault condition	-55 to +125°C	-1	-	1	μA
FLTb Output Low Drive	V _{OL}	I _{SINK} = 10mA; EN = 0V	-55 to +125°C	-	0.18	0.4	V
Fault Detect Input High Threshold	V _{IH}	VDD = 13.2V; EN = VDD	-55 to +125°C	2.0	2.4	2.8	V
Fault Detect Input Low Threshold	V _{IL}	VDD = 13.2V; EN = VDD	-55 to +125°C	1.0	1.6	2.0	V
Upper Gate High Output (L	JGH)						
UGH Peak Source Current	IUGH _{SRC}	VDD = 4.75V; FB = PVCC; BOOT-PHS = 4.5V; PWM = 5V; 470nF load on UG-PHS	-	-	2	-	А
UGH Output High Voltage	VOH _{UGH}	I _{SOURCE} = 100mA; Voltage drop below BOOT	-55 to +125°C	-	90	130	mV
Lower Gate High Output (L	_GH)	'					
LGH Peak Source Current	ILGH _{SRC}	VDD = 4.75V; FB = PVCC; BOOT-PHS = 4.5V; PWM = 0V; 1µF load on LG-PGND	-	-	4	-	А
LGH Output High Voltage	VOH _{LGH}	I _{SOURCE} = 100mA; Voltage drop below PVCC	-55 to +125°C	-	56	90	mV



Unless otherwise specified: VDD = 13.2V; EN = VDD; PVCC = 5.5V; C_{PVCC} = 2.2 μ F; C_{AVCC} = 2.2 μ F; C_{BOOT} = 100nF to PHS; PHS = PGND = 0V; T_A = 25°C. UG is defined as UGH = UGL. LG is defined as LGH = LGL. **Boldface limits apply across the operating temperature range, -55°C to +125°C by production testing; over a total ionizing dose of 75krad(Si) at +25°C with exposure at a low dose rate of <10mrad(Si)/s. (Cont.)**

Parameter	Symbol	Test Conditions	Temp.	Min	Typ. ^[1]	Max	Unit	
Upper Gate Low Output (UGL)								
UGL Peak Sink Current	IUGL _{SNK}	VDD = 4.75V; FB = PVCC; BOOT-PHS = 4.5V; PWM = 0V; 470nF load on UG-PHS	-	-	4	-	А	
UGL Output Low Voltage	VOL _{UGL}	I _{SINK} = 100mA; Voltage above PHS	-55 to	-	50	80	mV	
UGL Gate Discharge Resistor	RUGL	EN = 0	+125°C	800	1000	1400	Ω	
Lower Gate Low Output (L	GL)			•	•		•	
LGL Peak Sink Current	ILGL _{SNK}	VDD = 4.75V; FB = PVCC; BOOT-PHS = 4.5V; PWM = 5V; 1µF load on LG-PGND	-	-	8	-	А	
LGL Output Low Voltage	VOL _{LGL}	I _{SINK} = 100mA; Voltage above GND	-55 to	-	27	50	mV	
LGL Gate Discharge Resistor	RLGL	EN = 0	+125°C	400	500	700	Ω	
Over-Temperature Protect	ion (OTP)							
Rising Thermal Shutdown	OTPR	-	-	-	160	-	°C	
Falling Thermal Recovery	OTPF	-	-	-	145	-	°C	
Driver Response Time to Thermal Shutdown	-	Design simulation	-	-	45	-	μs	

^{1.} Typical values are at 25°C and are not guaranteed.

3.5.2 AC Electrical Specifications

Parameter	Symbol	Test Conditions	Temp.	Min	Typ ^[1]	Max	Unit	
Dead Time Delay; RDU and RDL								
Dead Time Delay LG falling to UG rising	+	VDD = 4.75V to 5.85V; PVCC = BOOT-PHS = 4.5V to 5.5V; RDU = RDL = 1.3kΩ to GND	-55 to	-	6.5	-	no	
	^t DTLU	VDD = 4.75V to 5.85V; PVCC = BOOT-PHS = 4.5V to 5.5V; RDU = RDL = $10k\Omega$ to GND	+125°C	40	50	55	- ns	
Dead Time Delay UG falling to LG rising		VDD = 4.75V to 5.85V; PVCC = BOOT-PHS = 4.5V to 5.5V; RDU = RDL = 1.3kΩ to GND	-55 to	-	6.5	-	- ns	
	[‡] DTUL	VDD = 4.75V to 5.85V; PVCC = BOOT-PHS = 4.5V to 5.5V; RDU = RDL = $10k\Omega$ to GND	+125°C	40	50	55		



^{2.} UVLO for PVCC is detected on the FB pin. PVCC UVLO thresholds are set at 96.5% rising and 94% falling, typical at +25°C, of the set PVCC voltage. PVCC UVLO thresholds production tested only at PVCC set to 5.5V.

Parameter	Symbol	Test Conditions	Temp.	Min	Typ ^[1]	Max	Unit
Dead Time Delay Match	t	VDD = 4.75V to 5.85V; PVCC = BOOT-PHS = 4.5V to 5.5V; RDU = RDL = 1.3kΩ to GND	-55 to	1	-0.2	-	- ns
^t dtlu - ^t dtul	t _{DTM}	VDD = 4.75V to 5.85V; PVCC = BOOT-PHS = 4.5V to 5.5V; RDU = RDL = $10k\Omega$ to GND	+125°C	-3.5	-	3.5	
PWM Propagation Delay							
			-55°C	20	27	32	
UG Turn-Off Propagation Delay		VDD = 4.75V;	+25°C	23	29	35	
PWM Falling to UG	t _{PDUG}	PVCC = BOOT-PHS = 4.5V	+125°C	27	33	40	ns
Falling			+25°C (Post Rad)	20	29	39	
			-55°C	20	27	32	
LG Turn-Off		VDD = 4.75V	+25°C	23	29	35	
Propagation Delay PWM Rising to LG Falling	t_{PDLG}	VDD = 4.75V; PVCC = BOOT-PHS = 4.5V	+125°C	27	33	40	ns
PWW RISING to LG Failing			+25°C (Post Rad)	20	29	39	
Propagation Delay Match tpDug - tpDLG	t _{PDM}	VDD = 4.75V; PVCC = BOOT-PHS = 4.5V Over-Temperature and Radiation -55 to +125°C		-2.5	0	2.5	ns
PWM Enter Mid-Level to UG Low Delay Time	t _{PDUG1}	PWM [High to Mid] to UG Falling; RDU= RDL = $1.3k\Omega$	-55 to +125°C	-	80	-	ns
PWM Exit Mid-Level to UG High Delay Time	t _{PDUG2}	PWM [Mid to High] to UG Rising; RDU = RDL = $1.3k\Omega$	-55 to +125°C	-	65	-	ns
PWM Enter Mid-Level to LG Low Delay Time	t _{PDLG1}	PWM [Low to Mid] to LG Falling; RDU= RDL = $1.3k\Omega$	-55 to +125°C	-	80	-	ns
PWM Exit Mid-Level to LG Rising Delay Time	t _{PDLG2}	PWM [Mid to Low] to LG Rising; RDU= RDL = $1.3k\Omega$	-55 to +125°C	-	65	-	ns
UG and LG Transition Tin	nes						
		VDD = 4.75V; PVCC = BOOT-PHS = 4.5V; UG C _{LOAD} = 5nF; 10% to 90%	-55 to +125°C	-	-	26	
			-55°C	340	470	620	
UG Rise Time	t _{UGR}	VDD = 4.75V;	+25°C	410	530	680	ns
		PVCC = BOOT-PHS = 4.5V; UG C _{I OAD} = 470nF; 30% to 70%	+125°C	480	660	740	
		UG C _{LOAD} = 4/UnF; 30% to 70%	+25°C (Post Rad)	340	540	740	



Parameter	Symbol	Test Conditions	Temp.	Min	Typ ^[1]	Max	Unit
		VDD = 4.75V; PVCC = BOOT-PHS = 4.5V; UG C _{LOAD} = 5nF; 90% to 10%	-55 to +125°C	-	-	25	
			-55°C	200	260	330	
UG Fall Time	t _{UGF}	VDD = 4.75V;	+25°C	220	280	360	ns
		PVCC = BOOT-PHS = 4.5V; UG C _{LOAD} = 470nF; 70% to 30%	+125°C	260	330	420	
		OC OLOAD - 470111 , 70% to 30%	+25°C (Post Rad)	200	290	420	
		VDD = 4.75V; PVCC = BOOT-PHS = 4.5V; LG C _{LOAD} = 10nF; 10% to 90%	-55 to +125°C	-	-	34	
			-55°C	440	550	640	
LG Rise Time	t _{LGR}	VDD = 4.75V;	+25°C	470	620	800	ns
		PVCC = BOOT-PHS = 4.5V;	+125°C	600	770	950	
		LG C _{LOAD} = 940nF; 30% to 70%	+25°C (Post Rad)	440	630	950	
		VDD = 4.75V; PVCC = BOOT-PHS = 4.5V LG C _{LOAD} = 10nF; 90% to 10%	-55 to +125°C	-	-	30	ns
			-55°C	160	240	340	
LG Fall Time	t _{LGF}	VDD = 4.75V; PVCC = BOOT-PHS = 4.5V LG C _{LOAD} = 940nF; 70% to 30%	+25°C	220	270	380	
			+125°C	260	350	420	
			+25°C (Post Rad)	160	280	430	
Mode Transition Delay							
PVCC Start-Up Delay	-	VDD = 4.75V; PVCC = FB; C_{PVCC} = 1.0 μ F; EN High to PVCC crossing 0.5V	-	-	115	-	μs
PVCC Start-Up Time	-	VDD = 4.75V; PVCC = FB; C_{PVCC} = 1.0 μ F; PVCC rise time from 0.45V to 4.05V (10% to 90% of 4.5V)	-	-	15	-	μs
EN High to Driver Output Enabled Delay Time	t _{ENR}	VDD = PVCC = FB = BOOT-PHS = 4.75V	-55 to +125°C	70	95	130	μs
EN Low to Driver Output Disabled Delay Time	t _{ENF}	EN Low to UG Off; PWM = 5V EN Low to LG Off; PWM = 0V	-55 to +125°C	-	4	8	μs
FLTb Low to LG Output Falling	t _{FLTF}	VDD = 4.75V; PVCC = BOOT-PHS = 4.5V; EN = VDD; PWM = 0V; FLTb exercised as an input pin High to Low	-55 to +125°C	-	200	300	ns



Parameter	Symbol	Test Conditions	Temp.	Min	Typ ^[1]	Max	Unit
FLTb High to LG Output Rising	t _{FLTR}	VDD = 4.75V; PVCC = BOOT-PHS = 4.5V; EN = VDD; PWM = 0V; FLTb exercised as an input pin Low to High	-55 to +125°C	-	300	400	ns
PVCC Falling Below UVLO to FLTb Falling Delay		FB = PVCC	-	-	0.6	-	μs
PVCC Falling Below UVLO to UG Falling Delay	t _{PVCCF}	FB = PVCC; PWM = 5V	-	-	0.8	-	μs
PVCC Falling Below UVLO to LG Falling Delay		FB = PVCC; PWM = 0V	-	-	0.5	-	μs
PVCC Rising Above UVLO to FLTb Rising Delay		FB = PVCC	-	-	0.6	-	μs
PVCC Rising Above UVLO to UG Rising Delay	t _{PVCCR}	FB = PVCC; PWM = 5V	-	-	1.0	-	μs
PVCC Rising Above UVLO to LG Rising Delay		FB = PVCC; PWM = 0V	-	-	1.0	-	μs
BOOT Falling Below UVLO to UG Falling Delay	t _{BOOTF}	FB = PVCC; PWM = 5V BOOT-PHS falling 4.5V to 3.5V	-	-	1.5	-	μs
BOOT Rising Above UVLO to UG Rising Delay	t _{BOOTR}	FB = PVCC; PWM = 5V; BOOT-PHS rising 3.5V to 4.5V	-	-	1.8	-	μs

^{1.} Typical values are at 25°C and are not guaranteed.



Table 1. Burn-In and Operating Life Test Delta Parameters

Parameter	Symbol	Conditions	Min	Max	Unit
VDD Shutdown Current	I _{DD_SHDN}	EN = 0V	-0.12	0.12	mA
VDD Quiescent Current	I _{DDQ_1k}	RDU = RDL = 1kΩ	-1	1	mA
VDD Quiescent Current	I _{DDQ_10k}	RDU = RDL = $10k\Omega$	-0.5	0.5	IIIA
BOOT Quiescent Current	I _{BOOTQ}	EN = VDD; PWM = Float; BOOT-PHS = 4.5V	-50	50	μA
PVCC Reference Voltage	V _{FB}	-	-6	6	mV
DVCC Output Voltage	PVCC2	VDD = 4.85V; FB = PVCC	-25	25	mV
PVCC Output Voltage	PVCC4	VDD = 13.2V; FB = PVCC	-25	25	mV
PVCC Current Limit	PVCC_I _{LIMIT}	VDD = 4.75V; FB = PVCC	-16	16	mA
PWM High-Level Threshold	V _{PWMH}	VDD = 4.75V; FB = PVCC	-0.28	0.28	V
PWM Mid-Level Upper Threshold	V _{PWMMH}	VDD = 4.75V; FB = PVCC	-0.24	0.24	V
PWM Mid-Level Lower Threshold	V _{PWMML}	VDD = 4.75V; FB = PVCC	-0.145	0.145	V
PWM Low-Level Threshold	V _{PMWL}	VDD = 4.75V; FB = PVCC	-0.095	0.095	V
UG Output High Level	V _{OH_UG}	Source 100mA; Drop below BOOT	-13	13	mV
UG Output Low Level	V _{OL_UG}	Sink 100mA; Rise above PHS	-9	9	mV
LG Output High Level	V _{OH_LG}	Source 100mA; Drop below PVCC	-8	8	mV
LG Output Low Level	V _{OL_LG}	Sink 100mA; Rise above PGND	-5	5	mV

3.6 Timing Diagrams





Figure 4. PWM Propagation Delay



Dead Time Set by Resistor Value on the RDU/RDL Pin Programmable Dead Time Matching: $t_{\text{DT_LU}}$ - $t_{\text{DT_LL}}$

Figure 5. Programmable Dead Time




Figure 6. PWM Mid Level Propagation Delay




Figure 7. PVCC UVLO to FLTb Propagation Delay




Figure 8. PVCC UVLO to UG & LG Propagation Delay




Figure 9. BOOT UVLO to UG Propagation Delay




Figure 10. EN Propagation Delay




Figure 11. FTLb Propagation Delay (External Driven)



4. Typical Performance Curves



Figure 12. Prop Delay & Dead Time Delay with RDU = RDL = GND or $1.3k\Omega$



Figure 13. Prop Delay & Dead Time Delay with RDU = RDL = $10k\Omega$




Figure 14. Programmable Dead Time Range 1.3k Ω to $10k\Omega$




Figure 15. Programmable Dead Time Range $10k\Omega$ to




Figure 16. Propagation Delay vs Temperature





Figure 17. Propagation Delay Matching vs Temperature









Figure 18. Dead Time Delay vs Temperature; RDU = RDL = $10k\Omega$


Figure 19. Dead Time Delay Matching vs Temperature; RDU = RDL = $10k\Omega$



550 Quiescent Current (mA) 530 510 490 470 450 -55 -35 -15 5 25 45 65 85 105 125 Temperature (°C)

Figure 20. VDD Static Bias Current vs RDU/RDL vs Temperature; Enabled; PWM = Float

Figure 21. BOOT Static Bias Current vs Temperature;
PWM = Float







Figure 22. PVCC FB Voltage vs Temperature

Figure 23. PVCC vs Temperature; PVCC = 5.5V







Figure 24. PVCC vs Temperature; PVCC = FB

Figure 25. PVCC vs Temperature; PVCC = 4.5V







Figure 26. VDD UVLO vs Temperature

Figure 27. PVCC UVLO vs Temperature







Figure 28. AVCC UVLO vs Temperature

Figure 29. BOOT UVLO vs Temperature







Figure 30. PWM Pin Float Voltage Vs Temperature

Figure 31. PWM Thresholds vs Temperature







Figure 32. EN Threshold vs Temperature

Figure 33. BOOT Switch $r_{DS(ON)}$ vs Temperature







Figure 34. High-Side Driver V_{OL} and V_{OH} vs Temperature; 100mA load

Figure 35. Low-Side Driver V_{OL} and V_{OH} vs Temperature; 100mA load





12 LG Sink 10 LG Source Peak Drive Current (A) 8 6 4 2 -35 -55 -15 25 45 65 85 105 125 Temperature (°C)

Figure 36. High-Side Driver Peak Source and Sink Current vs Temperature

Figure 37. Low-Side Driver Peak Source and Sink Current vs Temperature




Figure 38. Rise and Fall Times with 470nF on UG and 1000nF on LG vs Temperature; 30% to 70%




Figure 39. Rise and Fall Times with 470nF on UG and 1000nF on LG vs Temperature; 30% to 70%




Figure 40. UG and LG Transient Response; 5.1nF on UG and 10nF on LG vs




Figure 41. UG and LG Transient Response; 470nF on UG and 1000nF on LG






Figure 42. VDD Power-Up Sequence with EN = VDD

Figure 43. VDD Power-Down Sequence with EN = VDD




Figure 44. EN Rising Sequence

Figure 45. EN Falling Transient Response





Figure 46. FLTb Pin Response Time








Figure 47. VDD Dynamic Operating Current vs f_{SW}; PVCC = BOOT = 4.5V; PHS = GND; No load on UG and LG

Figure 48. VDD and BOOT Dynamic Operating Current vs f_{SW}; VDD = PHS = 12V; PVCC = BOOT-PHS = 4.5V; No load on UG and LG; RDU = RDL= 0V

5. Functional Description

5.1 Half-Bridge Driver

The ISL71441SLH is a high-frequency 12V Half-bridge driver for enhancement mode N-type GaN FETs or logic level NMOS FETs. High peak drive current and fast propagation delay time with tight matching allow driving low $r_{DS(ON)}$ FETs in high-frequency DC/DC and motor control applications. With an integrated programmable gate drive voltage, high-side level shifter, and bootstrap switch, only a few external components are needed to drive N-type GaN or MOS FETs in a half-bridge configuration.

5.2 GaN/MOS FET Gate Drive Supply

A programmable gate drive supply from 4.5V to 5.5V allows optimizing the gate voltage for different GaN FETs and logic-level MOSFETs. Renesas GaN FETs recommends using a nominal 4.5V gate drive voltage. Other GaN FET vendors can tolerate up to 5.5V. The programmable function allows optimizing gate drive voltage for low $r_{DS(ON)}$ and GaN FET reliability.

5.3 PWM Input

The PWM pin features a tri-level input for controlling the driver outputs.

- PWM = Low for low-side FET on
- PWM = High for the high-side FET on
- When PWM is at mid-level, both drivers are off.

A PWM input half-bridge driver inherently prevents one type of bridge shoot-through by not allowing the input logic to command both the high-side and low-side drivers simultaneously. The tri-level input allows the half-bridge to be in a high-impedance state during soft-start or hiccup of a PWM controller or for phase dropping in multi-phase regulators. The ISL71441SLH GaN FET Driver can interface with the ISL73847SLH 2-phase PWM Controller.



5.4 Dead Time Control

Because a PWM input driver controls both drivers in a complimentary on/off state, dead time control is needed to prevent shoot-through at the half-bridge FET gates. The ISL71441SLH integrates independent high-side and low-side dead time control on the RDU and RDL pins for delaying the rising edge gate turn-on from the falling edge of gate turn-off. The rising edge dead time delay is programmable from 6.5ns to 50ns with a single resistor on RDU and RDL to ground.

5.5 Driver Output Architecture

The ISL71441SLH half-bridge driver incorporates a 2-stage output for high peak drive currents while minimizing quiescent current. The driver turn-on circuit includes a P-channel transistor and a transient N-channel transistor. When the driver output is low, the N-channel has maximum drive capability to assist in the rise time of the turn-on. As the output reaches near the high level, the N-channel no longer provides drive strength and is only held on by the P-channel. Conversely, the driver turn-off circuit includes an N-channel transistor and a transient P-channel transistor. When the driver output is high, the P-channel has maximum drive capability to assist in the fall time of the turn-off. As the output reaches near the low level, the P-channel no longer provides drive strength and is only held on by the N-channel.

5.6 Integrated BOOT Switch

The ISL71441SLH integrates a boot switch connected between PVCC and BOOT to charge the bootstrap capacitor. A low r_{ON} switch minimizes voltage drop compared to a bootstrap diode while quickly recharging the bootstrap capacitor, which is critical for maintaining the proper V_{gs} gate drive voltage for the high-side GaN FET. The BOOT switch only turns on when the low-side driver is on, and the phase node voltage is between -250mV and +250mV. The ISL71441SLH internally detects the voltage on the PHS pin (connected to the phase node). The purpose of monitoring the PHS pin voltage and requiring the low-side driver to turn on the boot switch is to prevent over-charging the bootstrap capacitor. See Application Information for more information about boot overcharge protection.

6. Application Information

6.1 Power Supply Biasing

ISL71441SLH is biased from the VDD pin and integrates two internal LDOs powered from VDD. The VDD pin bias range is from 4.75V to 18V. A VDD UVLO prevents operation below V_{DD} = 4.75V. Place a 2.2 μ F or larger ceramic decoupling capacitor near the VDD and SGND pins for input power supply decoupling.

6.2 AVCC LDO

The AVCC LDO is for internal chip biasing. AVCC is internally regulated to 5V nominal. AVCC LDO is enabled when V_{DD} is above the UVLO voltage. The AVCC LDO has an internal overcurrent limiting function. When AVCC LDO crosses the overcurrent limit, the AVCC LDO operates in constant current limit regulation. The current capability on AVCC is 20mA, which includes the current internally consumed by the AVCC pin. When AVCC is below the AVCC UVLO threshold, the FLTb pin is pulled low to indicate a driver fault condition. Renesas does not recommend using the AVCC LDO for other external biasing; the total current consumption can trigger the constant current limit.

Note: It is necessary to place a 1.0µF or larger decoupling capacitor near the AVCC and SGND pins for stability.

6.3 PVCC LDO

The PVCC LDO is for the low-side gate drive voltage and the high-side bootstrap circuit. PVCC voltage is externally programmable with a resistor divider to the FB pin. The programmable range is from 4.5V to 5.5V. Optionally, FB can be connected directly to PVCC to set PVCC to 4.5V nominal. The PVCC LDO is enabled by EN



pin. The PVCC LDO has an internal overcurrent limiting function. When PVCC LDO crosses the overcurrent limit, the PVCC LDO operates in constant current limit regulation. When PVCC is below the UVLO threshold, the FLTb pin is pulled low to indicate a driver fault condition. The current capability on PVCC is 150mA, which includes the current internally consumed by the PVCC pin. Renesas does not recommend using the PVCC LDO for other external biasing; the total current consumption can trigger the constant current limit.

Note: It is necessary to place a 1.0μF or larger decoupling capacitor near the PVCC and PGND pins for stability. Renesas recommends using a capacitance on PVCC that is 10x larger than the bootstrap capacitor across BOOT-PHS pins.

6.4 Setting PVCC (Gate Drive) Voltage

The voltage on the PVCC LDO to set the gate drive voltage is determined by two resistors connected between PVCC, FB, and SGND. Equation 1 sets the voltage where R_F is connected from PVCC to FB and R_G is connected between FB and SGND.

(EQ. 1) PVCC =
$$\left(\frac{R_F}{R_G} + 1\right) \times 1.2V$$

Optionally, short FB to PVCC to set PVCC = 4.5V.

6.5 PVCC and BOOT Undervoltage Lockout (UVLO)

The ISL71441SLH integrates a PVCC UVLO and a BOOT UVLO to prevent undervoltage gate drive to the half-bridge GaN FETs. The PVCC UVLO rising and falling thresholds are relative to the set voltage of PVCC, while the BOOT UVLO is at a fixed threshold.

Under a PVCC UVLO condition, the high-side and low-side driver outputs do not respond to PWM input commands. Under a BOOT UVLO condition, only the high-side driver does not respond to PWM input commands.

6.6 Enable Control

The EN pin controls the start-up of the driver. When EN = 0, the PVCC LDO is disabled. With no PVCC voltage, the FLTb pin pulls low to indicate a driver's not-ready condition, and the driver outputs are in a high-impedance state. When EN = 1, the PVCC LDO is enabled, and if no other fault conditions exist, it releases the FLTb pin and enables the driver outputs. The delay time between EN logic high and the PVCC LDO start-up is typically 115µs.

The EN pin is VDD voltage compatible and can be tied to VDD for always-enabled applications.

6.7 PWM Operation

Because of the tri-level input thresholds, the PWM pin is designed only for 0V to 5V logic level operation with a high-impedance float or external drive to establish the mid-level. In the high-impedance float state, internal pull-up and pull-down resistors bias the PWM pin at 2V. When PWM is logic high, the high-side driver is on, and the low-side driver is off. When PWM is logic low, the low-side driver is on, and the high-side driver is off. When PWM is at mid-level, both drivers are off.

The PWM operating frequency range is limited on the low end by the boot capacitance on the BOOT to PHS pin to keep the boot circuit biased. As long as sufficient boot bias exists, there is no lower limit on the PWM frequency. The upper PWM frequency is limited by acceptable signal propagation and dead time delays. The typical minimum PWM pulse width for logic high and low to change the driver output state is 20ns.

6.8 Dead Time Control Resistor Setting

The RDU and RDL pins set the rising edge dead time delay for the low-side and high-side drivers. The RDU pin controls UGH rising edge delay respective to the LGL falling edge. The RDL pin controls LGH rising edge delay respective to the UGL falling edge. A resistor to ground on RDU and RDL is required to set the dead time delay. A 1.2V reference voltage on RDU and RDL forces a current through the external resistors. This current programs



the dead time delay. The dead time delay programmable range is from 6.5ns to 50ns using a $1.3k\Omega$ to $10k\Omega$ resistor. From the Typical Performance Curves Figure 14 and Figure 15, dead times beyond 50ns can be achieved, but the accuracy and dead-time matching performance is not guaranteed per the Electrical Specifications.

Use Equation 2 to calculate the resistor value for a required dead time:

(EQ. 2)
$$R_{DI}$$
 or R_{DI} (k Ω) = [Dead Time(ns)]/5.0

Although not recommended due to no electrical performance testing with using resistance larger than $10k\Omega$, if using dead time larger than 50ns, use Equation 3 to determine resistor value.

(EQ. 3)
$$R_{DII}$$
 or R_{DI} (k Ω) = [Dead Time(ns) + 6.5]/5.4

6.9 Bootstrap Capacitor Design

The high-side bootstrap capacitor provides the bias to the floating high-side circuitry to drive the high-side FET. The bootstrap capacitor recharges to PVCC voltage when the boot switch turns on. Choose the bootstrap capacitor to satisfy two conditions.

- It should be large enough to provide for the high-side driver bias current, the high-side driver DC output current (primarily the 1kΩ resistor on UGL to PHS), the high-side FET gate leakage current, and the instantaneous current to turn on the high-side FET (provide the gate charge) during the high-side on switching period, without discharging the boot voltage significantly.
- It should be small enough such that at initial start-up, the boot-refresh time meets system requirements. The
 resistance of the boot switch and the bootstrap capacitance determines the initial boot refresh to charge the
 boot capacitor from 0V to PVCC.

A good starting point is to design for a 5% discharge of the boot voltage during steady-state operation of the high-side drive. To determine the bootstrap capacitor, use Equation 4.

(EQ. 4)
$$C_{BOOT} = \frac{Q_{TOT}}{V_{DROP}}$$

where Q_{TOT} is total charge require to operate the high-side driver during high-side on-time. Q_{TOT} includes the following:

- Gate charge for the high-side FET turn-on.
- · Charge for the high-side driver boot bias current.
- Charge for the high-side gate-source resistor when driver is sourcing BOOT voltage.
- Charge for the high-side FET gate leakage current.

 V_{DROP} is the amount of voltage drop across the boot capacitor. For PVCC = 4.5V: V_{DROP} = 4.5V × 0.05 = 225mV.

The following is a design example of a 12V to 1V DC/DC converter at 500kHz using ISL70023SEH 100V GaN FET as the high-side FET:

- Q_{GS1} = 25nC gate charge
- $I_{BOOT} = 600 \mu A$; $t_{ON} = 1 V/12 V \times 2 \mu s = 167 ns$; $Q_{BOOT} = I_{BOOT} \times t_{ON} = 0.1 nC$
- For 4.5V gate drive, $Q_{GS2} = 4.5V/1k\Omega \times 167ns = 0.75nC$
- ISL70023SEH specifies 9mA gate leakage. Q_{LEAK} = 9mA × 167ns = 1.5nC
- C_{BOOT} = Q_{TOT}/V_{DROP} = 27.4nC / 225mV = 122nF (Use 100nF or 150nF standard value)

This capacitor is the minimum recommended bootstrap capacitor value to meet ripple voltage. Also, it is important to size the capacitor appropriately. During system start-up, the bootstrap capacitor is at 0V. The PWM controller must issue a boot refresh for the high-side driver to clear BOOT UVLO and have sufficient boot bias. Otherwise,



the first few high-side commands do not turn on the upper FET, potentially causing system faults. The bootstrap capacitor is charged through PVCC and the internal 1Ω typical boot switch, forming an RC circuit. The boot refresh command from the PWM controller must drive PWM = 0V, and PHS must be within 250mV of PGND to turn on the boot switch and charge the capacitor. The boot refresh command needs to be of long enough duration for the RC circuit to charge above the BOOT UVLO threshold and maintain boot voltage in operation (for example, t = $3\times$ RC would charge the capacitor to 95% of the final voltage). With a 1Ω boot switch impedance and 150nF bootstrap capacitor, this would require a boot refresh time of 450ns.

The ISL73847SLH PWM controller includes a built-in boot refresh command before a soft start-up during initial power-up and recovery from a hiccup. The controller issues 32 pulses of PWM switching between 0V (logic low) and 2V (mid-level). The oscillator of the ISL73847SLH controller sets the boot refresh pulse frequency and has a typical 100ns refresh time (PWM = 0V) to charge the boot capacitor.

6.10 Bootstrap Voltage Overcharge Protection

Traditional MOSFET applications drive the gate-source voltage anywhere from 10V-15V while retaining both 1) low drain-source ON-resistance and 2) reliable operation. GaN FET operation has a much narrower range, usually around 4.5V to 6V, to maintain low ON-resistance and reliable operation.

The ISL71441SLH provides an integrated PVCC LDO to provide bias to the low-side gate driver. The ISL71441SLH also features unique circuitry to prevent overcharging the boot voltage in the bootstrap configuration.

Unlike a MOSFET, there is no body-drain diode in a GaN FET. However, there is still a reverse conduction path from source to drain with zero gate bias. The source-drain voltage is a function of the reverse current and is provided in the GaN FET datasheet as the VSD parameter. During dead time, when both high and low-side GaN FETs are off, the positive current flowing through the inductor is commutated through the low-side FET source-drain channel. The reverse VSD voltage pulls the PHS node of the ISL71441SLH driver below ground. In traditional half-bridge drivers with a boot diode implementation, the boot diode is forward-biased, and the bootstrap capacitor is charged to PVCC + VSD. Depending on the magnitude, this can overcharge the bootstrap capacitor voltage, which provides the upper gate drive voltage.

Important: Operating the GaN FET with higher than recommended gate voltages is unreliable as this can damage the GaN FET. The recommended operating gate voltage for Renesas GaN FETs is 4.5V.

The ISL71441SLH implements bootstrap capacitor overcharge protection by replacing an external boot diode with an internal intelligent boot switch. The boot switch turns on only when PWM = 0V and the PHS voltage is within ±250mV of PGND. This avoids recharging the bootstrap capacitor during dead time, where the PHS voltage can be excessively negative such that it overcharges the bootstrap capacitor. Figure 50 and Figure 51 highlight the bootstrap overcharge protection by replacing the boot diode with a boot switch.





Figure 49. Bootstrap Overcharge Protection Diagram








Figure 50. BOOT Switch Only

Figure 51. Schottky BOOT Diode Added

6.11 Gate Driver Outputs

The ISL71441SLH features independent source and sink driver outputs for the rise and fall time control. The upper gate driver is the Upper Gate High (UGH) and Upper Gate Low (UGL) pins. The lower gate driver is the Lower Gate High (LGH) and Lower Gate Low (LGL) pin. A series diode is needed on drivers without separate source and sink pins to achieve independent turn-on/off control. This issue can be problematic for GaN FETs as the diode's voltage drop from driver output to the FET gate impacts the FET ON-resistance. If no turn-on or turn-off time reduction is needed, Renesas recommends inserting a 0Ω resistor anyway. In practical layout, the Printed Circuit Board (PCB) trace length connecting the driver output to the FET gate has a parasitic inductance. Combined with the parasitic capacitance of the FET gate, this forms a resonant loop that can cause excessive ringing in the gate drive waveforms during turn-on and turn-off. The ringing overshoot may be large enough to damage a GaN FET gate in a poor layout. A small amount of resistance might be required to dampen the overshoot.

The UGx and LGx output high peak drive currents that turn on and off the FET quickly for high-frequency applications need to minimize switching losses. The high-side driver provides up to 2A source and 4A sink peak drive current. The low-side source and sink driver provides up to 4A source and 8A sink peak drive current.

There is a $1k\Omega$ passive pull-down resistor on UGL to PHS and a 500Ω passive pull-down resistor on LGL to PGND. These passive pull-down resistors prevent charge build-up on the FET gate-source capacitance when the ISL71441SLH driver is not biased. Otherwise, both half-bridge FETs can accumulate enough Vgs from leakage current or stray noise at the capacitive high impedance gate to turn on and cause shoot-through.

In normal operation, driver outputs respond to PWM input commands. Under disabled or fault conditions, the driver outputs do not respond to PWM input, and the driver outputs are in either an active off (the UGL and LGL sink drivers are on) or passive off ($1k\Omega$ pull down on UGL to PHS and 500Ω pull down on LGL to PGND) condition. Below is a list of ISL71441SLH states where the driver outputs do not respond to PWM input commands and their associated active or passive states.

Note: A passive off condition supersedes the active off condition.

- EN pin low (driver disabled): Passive Off
- VDD, AVCC or PVCC UVLO: Passive Off
- PWM = Mid level: Active Off
- FLTb externally driven low: Active Off
- Over-Temperature Fault: Active Off
- BOOT UVLO: Passive off only at the high-side driver. The low-side driver is still active to PWM input commands.



6.12 FLTb Pin Fault Indication

The ISL71441SLH includes several fault protections to prevent the operation of the half-bridge driver in a faulted condition. The FLTb pin is an indicator of its fault status. The FLTb pin is a dual-use open-drain output with external input control. Connect a pull-up resistor from the FLTb pin to AVCC. The typical value is $10k\Omega$. FLTb internally pulls low to indicate a fault condition when one of the following occurs:

- EN = 0 (driver disabled),
- VDD, AVCC or PVCC in UVLO, or
- ISL71441SLH is in an over-temperature fault condition.

Under these fault conditions, the driver outputs do not respond to PWM inputs.

Using the ISL71441SLH FLTb pin for external control input in fault broadcasting applications where all driver FLTb pins are connected is also an option. If one driver or a controller enters a fault condition that pulls its FLTb pin low, all other ISL71441SLH drivers are disabled to prevent operation when the system detects a fault condition.

For SEE mitigation, Renesas recommends using a 10pF or larger capacitor on the FLTb pin to SGND. This capacitor prevents false toggling of the FLTb pin due to SEE transients.

6.13 FLTb pin Usage with ISL73847SLH and other ISL71441SLH drivers

The ISL71441SLH FLTb pin works with the ISL73847SLH PWM controller as a system-ready status to initiate soft-start (not in fault) or shutdown (fault encountered) in operation. The ISL73847SLH is a 2-phase controller, so both the FLTb pin on the ISL71441SLH and the FLTb pin on the ISL73847SLH are tied with a single pull-up resistor to either the AVCC on ISL71441SLH or VCC on ISL73847SLH.

6.14 FLTb as Pseudo Enable Pin

The EN pin enables the bandgap before powering up the PVCC LDO and finally enabling the driver outputs. The propagation delay time from the EN rising edge to the driver output's enable is 95µs typical. Alternatively, for faster enable time in applications not using the ISL73847SLH PWM controller, an open-drain NMOS FET can be connected to the FLTb pin to operate as a faster enable/disable pin. When the gate voltage is logic high, the FLTb pin is low, and the driver is disabled. When the gate voltage is logic low, the pull-up resistor on the FLTb pin pulls the FLTb high. The FLTb high or low to the driver output's response propagation delay is 100ns typical. When using the FLTb pin as the driver enable pin, connect EN to VDD.

6.15 Over-Temperature Protection

The ISL71441SLH integrates an Over-Temperature Protection (OTP) circuit. When the junction temperature reaches 160°C typical, the OTP threshold is triggered. In an over-temperature fault condition, the driver stops responding to PWM inputs while the UGL and LGL sink outputs are active to disable the half-bridge. The FLTb pin pulls low to indicate a fault. The PVCC LDO remains enabled during an over-temperature fault condition. When the junction temperature falls below 145°C typical, the OTP condition clears. The driver automatically resumes normal operation, and the FLTb pin is released.

6.16 VDD Supply Current

The VDD supply current of ISL71441SLH divides between static bias current and dynamic operating current. The static bias current includes the current needed to bias the dead time delay circuit. The dynamic operating current consists of the operating frequency on PWM, the duty cycle, and the capacitive load of the GaN FET.

Use to calculate the approximate static bias current, where V_{REF} = 1.2V; R_{DU} and R_{DL} are the resistors (in $k\Omega$) used for the dead-time delay.

(EQ. 5)
$$I_{VDD}(static) = 4.5mA + 3 \times \left(\frac{V_{REF}}{R_{DU}}\right) + 3 \times \left(\frac{V_{REF}}{R_{DL}}\right)$$



The dynamic operating current is approximately:

(EQ. 6)
$$I_{VDD}(dynamic) = I_{VDD}(f_{SW}) + I_{VDD}(capacitor load) + I_{VDD}(duty cycle)$$

The dynamic I_{VDD} current vs f_{SW} is found in Figure 47.

The dynamic current from the capacitor load is $I = C \times V \times F$, where C is the equivalent capacitive load of the GaN FET gate-source capacitance, V is the operating PVCC voltage, and F is the switching frequency (f_{SW}). Determine C by Q_{GS}/V , where Q_{GS} is the total gate charge specified in the GaN FET datasheet. Remember to sum up the low and high sides of GaN FET Q_{GS} .

The dynamic current from the duty cycle is because of the 500Ω pull-down resistor on LGL and $1k\Omega$ resistor on UGL. During one switching cycle, the current through these resistors is Equation 7, where R_1 is $1k\Omega$, R_2 is 500Ω , and D is the duty cycle of the gate drive waveform.

(EQ. 7)
$$I_{VDD}$$
 (duty cycle) = $\frac{PVCC}{R_1} \times D + \frac{PVCC}{R_2} \times (1 - D)$

6.17 Power Dissipation

The power dissipation calculation for the ISL71441SLH half-bridge driver is more complex compared to typical half-bridge drivers where most of the power is dissipated by the dynamic operating current of the driver and in the output driver stage switching the capacitive load of the FET gates. While the dynamic current and output drive dissipation are still significant portions, the ISL71441SLH total power dissipation must also include the two internal LDOs, the current to bias the RDU and RDL dead time circuits, and the internal $1k\Omega$ pull-down resistor on the upper gate driver and the 500Ω pull-down resistor on the lower gate driver as these attributes further increase the power dissipation. Therefore, VDD biasing voltage, PVCC LDO regulated voltage, programmed dead time, and even duty cycle operation become factors in the total power dissipation. Use the spreadsheet calculator tool on the product page to estimate the total power dissipation in the ISL71441SLH driver.

6.18 Dual Complimentary Low-Side GaN FET Driver

The ISL71441SLH can be configured as a dual complementary output low-side driver controlled by the PWM input. Such an application can be used in synchronous low-side drives of transformer-isolated topologies. Connect the PHS pin common to PGND to ground the upper driver. Connect the BOOT pin to the PVCC pin to bypass the boot switch. The upper driver UG is in phase with the PWM input, while the lower driver LG is logically inverted from PWM. The dead time from UG falling to LG rising and LG falling to UG rising is still enforced by the dead time resistors on RDU and RDL in this configuration. Either GaN FET may be omitted in this configuration to use the ISL71441SLH as a single inverting (LG only) or non-inverting (UG only) GaN FET Driver.






Figure 52. Connection for Dual Low-Side Driver

7. PCB Layout

7.1 Layout Guidelines

It is crucial to consider and follow the general printed circuit board layout guidelines to maximize the performance of the ISL71441SLH half-bridge driver and the power GaN FETs it is driving.

- Place low ESR X7R grade or better ceramic capacitors for high-frequency decoupling as close to the package pins as possible. These include the capacitors between VDD-SGND, AVCC-SGND, PVCC-PGND, and BOOT-PHS.
- Place the R_{DU} and R_{DL} dead-time control resistors close to their respective pins and connect them to SGND through the PCB GND plane.
- Connect the PGND pin and the bottom EPAD of the package to the top layer GND plane of the PCB. To further
 improve thermal performance, place at least nine vias in the GND plane under the package EPAD to another
 internal GND plane to dissipate heat.
- Place the ISL71441SLH close to the half-bridge power GaN FET to minimize trace inductance and high current loop area between the driver output and the GaN FET gate.
- Connect the PGND pin and low-side FET source commonly through the PCB GND plane. Route the PHS pin to the switch node of the half-bridge power stage with a short and wide trace to minimize inductance and loop area.



- For the low-side drive, the PVCC capacitor, PVCC and PGND pins, low-side driver gate outputs, low-side FET gate, and GND plane form a current loop during FET turn on and turn off. For the high-side drive, the bootstrap capacitor, the BOOT and PHS pins, the high-side driver gate outputs, the high-side FET gate, and the switch node form a current loop during FET turn-on and turn-off. Keep these loops short and wide, and avoid overlapping with other sensitive signals.
- Size the phase node of the half-bridge (high-side FET source and low-side FET drain) area to handle the current and thermal dissipation from the FETs and switching load. The phase node copper area usually ends up being a significantly large shape. In addition, the phase node is where high voltage and high dv/dt switching occurs. In general, there are two layout practices for handling the phase node. One recommendation is to remove any conductors (including ground) that overlap the phase node on the adjacent layer of the PCB. The other recommendation is to repeat the phase node shape on every layer of the PCB. Both methods minimize the capacitive coupling of noise into the GND plane and prevent any sensitive analog signals from being routed underneath the phase node and causing unintentional common mode noise.





Figure 53. Layout Example


8. Package Outline Drawing

For the most recent package outline drawing, see L20.5x5B.

L20.5x5B

20 Lead Quad Flat No-Lead Plastic Package Rev 0, 6/20





Typical Recommended Land Pattern

Notes:

- Dimensions are in millimeters.
 Dimensions in () for reference only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3. Unless otherwise specified, tolerance: Decimal ±0.05
- <u>A</u> Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
- 5 Tlebar shown (If present) Is a non-functional feature.
- 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.



9. Ordering Information

Part Number ^{[1][2]}	Part Marking	Radiation Hardness (Total Ionizing Dose)	Package Description ^[3] (RoHS Compliant)	Package Drawing	Carrier Type	Temp Range
ISL71441SLHMRZ	71441SLH	LDR to 75krad(Si)	20 Ld 5x5 mm QFN	L20.5x5B	Tray	-55 to +125°C
ISL71441MEV1Z ^[4]	ISL71441M Evaluation Board					

^{1.} These Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu-Ag plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J-STD-020.

- 2. For Moisture Sensitivity Level (MSL), see the ISL71441SLH product page. For more information about MSL, see TB363.
- 3. For the Pb-Free Reflow Profile, see TB493.
- 4. Evaluation board uses the ISL71441MRZ part.

10. Revision History

Rev.	Date	Description
1.00	Aug 30, 2024	Initial release



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.