Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



QM-Coder

REJ03F0235-0200 Rev.2.00 Sep 14, 2007

Description

The M65762FP is a compression and decompression LSI conforming to the high efficiency encoding system (QM-Coder) in the International Standard, the JBIG/JPEG (ITU-T Recommendations T.81 and T.82) for coding still images. It also conforms to the International Standard (ITU-T Recommendation T.85) for facsimile.

The QM-Coder is an information dependent type which is capable of completely restoring original image data, and is equipped with the learning function to always optimize parameters according to the statistical characteristics of images. The QM-Coder is therefore superior in compression ratio compared with the existing binary coding system (MH/MR/MMR) and can greatly improve the half toning image (dithered half toning image) whose compression ratio is especially poor.


Features

- Completely conforms to the International Standard (ITU-T T.85) for facsimile.
- Achieves encoding/decoding with the arithmetic coder (QM-Coder) conforming to the recommendation of the International Standard JBIG/JPEG.
- Is expected to conform to the International Standard for color facsimile (T. Palette-colour).
- High speed processing that puts into effect coding and decoding at 40 million pixels per second maximum.
- Is possible data-through processing without coding and decoding.
- Can select context
 - Provides 10 pixel template model for minimum resolution conforming to JBIG and can select 2-line or 3-line template model.
- Built-in typical prediction function
 - Capable of coding and decoding by using the typical prediction.
 - Since use of the typical prediction does not require the processing of the line (TP line) which is matched the previous line's data, is capable of reducing data and processing time.
- Built-in adaptive template (AT) function
 - Is capable of setting AT pixels before 127 pixels on the coding line.
 - Since it is possible to change the position of AT pixel in a specified line, is capable of improving compression characteristics even when image characteristic is changed in the middle of the screen.
- Supporting multi-stripe
 - When a page consists of more than one stripe, is capable of repeating encoding/decoding process in stripes.
- Built-in load/store function of line memory \rightarrow Supporting multiple planes and multi-stripe function
 - Is capable of loading image data for reference line from outside to line memory of the LSI and storing image data from line memory to outside.
- Number of processing lines
 - Is capable of issuing the start of processing (temporary stop command) several times to encode/decode any lines more than or equal to 65535 lines.
- Supporting 3-bus interface
 - An 8-bit host bus corresponds to the MPU is available to load and store of context table RAM.
 - For input/output of binary image data, is capable of performing 32-bit or 16-bit parallel or serial input/output.
 - For input/output of coding data, is capable of selecting 32-bit /16-bit/8-bit bus to perform DMA transfer of coding data.
- Is capable of making scale-down for coding and scale-up for decoding.
- Is capable of setting marker code for coding and detecting marker code for decoding
- Built-in RAM for 4096 bytes for line memory, built-in context table RAM and built-in probability estimation table ROM of 113 status
- +5 V single power supply

Application

- OA equipment including facsimile, copier and printer
- Digital and amusement equipment for the purpose of reducing memory

Block Diagram



Description on Block Functions

(1) Host bus I/F block

This bus is used to set command parameters and load the status between the MPU and this block. It is 8-bit bus. This block is also available to load and store of context table RAM via the host bus.

(2) Code data I/F block

Bus for input/output of coding data. For the bus width, 32 bits, 16 bits or 8 bits can be selected. Image data can also be transferred (in through mode) between the image data I/F and this block via built-in line memory. FIFO buffer for 16 bytes are provided in the code data I/F block.

(3) Image data I/F block

The Image data I/F is used for input/output of binary image data. The 32-/16-bit parallel I/F or serial I/F can be selected. Selection of the serial I/F transfers data in units of 1 pixel in synchronization with the line, using the handshake signal (PRDY*, PTIM*).

Selection of parallel I/F uses an external DMA controller for DMA transfer (in units of stripe). The image data I/F provides a function for scale-down of length and breadth by 1/2 in coding and a function for scale-up of length and breadth by twice in decoding.

(4) Line memory block

4 K-byte memory. This block can be set to a maximum of 8192 pixels/line for 3-line template and can be set to a maximum of 10240 pixels/line for 2-line template. A line is used for input/output processing of image data to/from outside and the other lines (2 or 3 lines) are used for encoding/decoding processing. These two processes can be independently carried out in synchronization with each line.

The contents of line memory can be loaded or stored via the image data I/F or coding data I/F.

(5) Typical prediction block

In the typical prediction mode, compares the encoding/decoding process line agree with the immediately preceding line and generates pseudo-pixel (SLNTP).

(6) Context generator


By using the 10-pixel template of 2-lines or 3-lines, (including AT pixel) the standard context minimum of JBIG is generated with the resolution.

- (7) Context table RAM block Corresponds to the 10-bit standard context. This block can initialize, load and store the context table RAM.
- (8) Coding/decoding block

This block performs arithmetic coding and decoding.

It contains a ROM which contains a table capable of estimating 113 states and is capable of byte stuffing function ('OO' byte insertion/rejection) and is capable of end marker code control (Marker insertion/detection).

Pin Arrangement



Pin Description

Pin No.	I/O	Pin Name	1	Pin No.	I/O	Pin Name	1	Pin No.	I/O	Pin Name
1	Power supply	GND	1	51	I	PDWR		101	Power supply	GND
2	I/O	PD0		52	Power supply	V _{DD}		102	I/O	CD28
3	I/O	PD1		53	Power supply	GND		103	I/O	CD29
4	I/O	PD2		54	0	PRDY		104	I/O	CD30
5	I/O	PD3		55	I	PTIM		105	I/O	CD31
6	I/O	PD4		56	I	PXCK		106	Power supply	V _{DD}
7	Power supply	V _{DD}		57	I	SVID		107	Power supply	GND
8	Power supply	GND		58	0	RVID		108	0	CDRQ
9	I/O	PD5		59	0	РХСКО		109	I	CDAK
10	I/O	PD6		60	Power supply	V _{DD}		110	I	CDRD
11	I/O	PD7		61	Power supply	GND		111	I	CDWR
12	I/O	PD8		62	I/O	CD0		112	0	INTR
13	I/O	PD9		63	I/O	CD1		113	Power supply	V _{DD}
14	Power supply	V _{DD}		64	I/O	CD2		114	Power supply	GND
15	Power supply	GND		65	I/O	CD3		115	I/O	HD0
16	I/O	PD10		66	Power supply	V _{DD}		116	I/O	HD1
17	I/O	PD11		67	Power supply	GND		117	I/O	HD2
18	I/O	PD12		68	I/O	CD4		118	I/O	HD3
19	I/O	PD13		69	I/O	CD5		119	I/O	HD4
20	I/O	PD14		70	I/O	CD6		120	Power supply	V _{DD}
21	Power supply	V _{DD}		71	I/O	CD7		121	Power supply	GND
22	Power supply	GND		72	Power supply	V _{DD}		122	I/O	HD5
23	I/O	PD15		73	Power supply	GND		123	I/O	HD6
24	I/O	PD16		74	I/O	CD8		124	I/O	HD7
25	I/O	PD17		75	I/O	CD9		125	I	TEST0
26	I/O	PD18		76	I/O	CD10		126	I	TEST1
27	I/O	PD19		77	I/O	CD11		127	Power supply	V _{DD}
28	Power supply	V _{DD}		78	I/O	CD12		128	Power supply	GND
29	Power supply	GND		79	Power supply	V _{DD}		129	1	MCLK
30	I/O	PD20		80	Power supply	GND		130	Power supply	V _{DD}
31	I/O	PD21		81	I/O	CD13		131	Power supply	GND
32	I/O	PD22		82	I/O	CD14		132	1	RESET
33	I/O	PD23		83	I/O	CD15		133	1	HRD
34	I/O	PD24		84	I/O	CD16		134	1	HWR
35	Power supply	V _{DD}		85	I/O	CD17		135	I	HCS
36	Power supply	GND		86	Power supply	V _{DD}		136	Power supply	V _{DD}
37	I/O	PD25		87	Power supply	GND		137	Power supply	GND
38	I/O	PD26		88	I/O	CD18		138	1	HA0
39	I/O	PD27		89	I/O	CD19		139	I	HA1
40	I/O	PD28		90	I/O	CD20		140	I	HA2
41	Power supply	V _{DD}		91	I/O	CD21		141	I	НАЗ
42	Power supply	GND		92	I/O	CD22		142	0	TOUT1
43	I/O	PD29		93	Power supply	V _{DD}		143	0	TOUT2
44	I/O	PD30		94	Power supply	GND		144	Power supply	V _{DD}
45	I/O	PD31		95	I/O	CD23				
46	Power supply	V _{DD}		96	1/O	CD24				
47	Power supply	GND		97	I/O	CD25				
48	0	PDRQ		98	1/O	CD26				
49		PDAK		99	I/O	CD27				
50		PDRD		100	Power supply	V _{DD}				
00		. 516	J	100	. oner suppry	100	L	l	1	1

Notes: 1. Directly connect the input pin having pull-up (see "Description on Pin Functions") to V_{CC} when the pin is not used.

2. Directly connect the input pin having pull-down (see "Description on Pin Functions") to GND when the pin is not used.

3. Connect test input pin TEST 0/1 to GND.

4. Leave test output pin TOUT 1/2 open.

Description on Pin Functions

(Asterisk "*" in signal name indicates negative logic.)

I/	Έ	Pin Name	I/O	BUF	Function
Host bu	s I/F	RESET*	I	S	H/W reset signal
		HCS*	Ι		Chip select signal
		HA0 to 3	I		Address select signal of internal register
		HWR*	I	S	Write strobe signal
		HRD*	I	S	Read strobe signal
		HD0 to 7	I	R8	Input/output data bus signal
		INTR	0	4	Interrupt request signal
Code da	ata I/F	CD0 to 31	I/O	UR8	Coding data input/output bus signal
					(CD0 to 15 is used in 16-bit bus and CD0 to 7 is used in 8-bit bus.)
		CDRQ	0	4	DMA request signal for coding data (image data)
		CDAK*	I	US	DMA acknowledge signal for coding data (image data)
		CDRD*	I	US	Read strobe signal for coding data (image data)
		CDWR	I	US	Write strobe signal for coding data (image data)
Image	Parallel	PD0 to 31	I/O	UR8	Parallel image data input/output bus (PD0 to 15 is used in 16-bit bus.)
data		PDRQ	0	4	DMA request signal for image data
I/F		PDAK*	I	US	DMA acknowledge signal for image data
		PDRD*	I	US	Read strobe signal for image data
		PDWR*	I	US	Strobe signal for image data
	Serial	PRDY*	0	4	1-line input/output start ready signal for image data
		PTIM*	I	US	1-line transfer sector signal for image data
		PXCK*	I	US	Transfer clock signal for image data
		PXCKO*	0	4	Transfer clock signal for image data
					(LSI internal loop back output signal of PXCK*)
		SVID*	I	U	Image data input signal
		RVID*	0	4	Image data output signal
Others		MCLK	I		Master clock input signal
		TEST0, 1	I	DS	Test input signal 0/1
					(Should be connected to GND when used normally.)
		V _{DD}	_	_	Power supply (+5 V)
		GND		1	Ground

Note: Input buffer for the input pins ("I" and "IO") are set at the TTL level and the options are as follows. (U: Having pull-up resistance, D: Having pull-down resistance, S: Schmitt trigger, R: Through rate control) Numbers (4, 8) in the BUF column for the output pins ("O" and "IO") indicate Io (= 4 or 8 mA).

Specifications

(1) Package

Plastic QFP 144 pins (20 mm × 20 mm)

- (2) Power consumption 5 V, 120 mA (600 mW)
- (3) Maximum clock frequency 40 MHz

Specifications of Coding Functions

(1) Coding algorithm

• QM-Coder (JBIG standard arithmetic coding system)

(2) Context

- a) Template model
 - 2- or 3-line of 10-pixel template (see figure 1) (Conforming to the template for JBIG minimum resolution) Note: The coding efficiency of the 3-line template is better than that of 2-line template by several %.
- b) Adaptive template (AT)
 - It is possible to move up to 127 pixels on the coding line. (AT position is indicated by MPU.)
 Note: AT is available to improve the coding efficiency for dither image.
 - Even in the middle of coding/decoding, the position of AT line can be changed for a line (AT move) Note: When the position the AT pixel of is changed, the template model cannot be changed concurrently.




Figure 1 Template (X, A) (Upper: 3 lines, Lower: 2 lines)




Figure 2 Adaptive Template (A)

(3) Typical prediction

• Agreement with the typical prediction of the minimum resolution of JBIG.

The pseudo-pixel (SLNTP) is generated by the symbol LNTP which shows whether the coding/decoding process lines agree with the immediately preceding line. If they agree, the pseudo-pixel only is coded. This makes it possible to shorten the time of process and rejection of the code data.

$SLNTPy = ! (LNTPy \oplus LNTPy - 1)$

(Where: y indicates a lien No., y = 1 indicates that lines do not match each other, and initial value LNTP for head line is given with y - 1 = 1)

(4) Coding data format

• The stripe data entity.

(SDE = stripe coded data with byte stuffing (PSCD) + end marker (SDNORM/SDRST))

Performs coding and decoding of one stripe (see "Appendix A.1")

In the case of multi-striped (multi-stripes), can be supported by activation for each stripe.

(5) Marker code

• Supports the SDE end marker

(During coding, the marker code previously set in the register is outputted. During decoding, the marker code byte detected by requesting on interrupt to MPU when the maker is detected is read out of the register.)

(6) Estimation of coding/decoding speed

Figure 3 compares the estimation of coding/decoding speed between the M65762FP and the existing product type (M65760/1FP). Polygonal lines in the diagram are processing speeds of images theoretically generated assuming the unmatched estimation ratio as a parameter. In addition, $O\Box\Delta$ indicate processing speeds of real image (without TP function).

As shown in this diagram, the M65762FP has been largely improved in the processing speed compared with existing product types. If the compression ratio is reduced, the reduction ratio of processing speed is moderated. When a theoretical image is used to compare processing speeds in the worst case, the processing speed of existing product type is about 9.4 M pixels/s (1 / compression ratio \approx is about 1), while the processing speed of the M65762FP is about 27.5 M pixels/s (1 / compression ratio \approx 0.9) for coding and is about 31.2 M pixels/s (1 / compression ratio \approx 0.9) for coding and is about 31.2 M pixels/s (1 / compression ratio \approx 0.9) for coding and is about 31.2 M pixels/s (1 / compression ratio \approx 0.75) for decoding.




Figure 3 Estimated Processing Speed

Register Configuration

1. List of Registers

Table 1List of Registers

Address	Register Name	R/W	Content
0	System setting	W/R	LSI H/W reset
			• Selects bit width of code data bus (32 bits/16 bits/8 bits)
			Selects coding (image) data byte swap on code data bus
			Selects coding (image) data bit swap on code data bus
			Selects image data bit swap on image data bus
			 Selects image data I/F (parallel I/F and serial I/F)
			Selects bit width of image data bus (32 bits/16 bits)
1	Parameter setting	W/R	Template selection (3-line template/2-line template)
			Sets up the AT pixel position (127 max)
			(When set to 0, selects non-AT (default position))
2	Command	W	Context table RAM initializing processing command
			Start/stop command
			(Coding/decoding, image data through, load/store of the line memory)
			Start/stop command of load/store of context table RAM
_	-	_	Selects temporary stop/termination end mode
2	Status	R	Processing status (in process/end of process)
			Ready for reading/writing coding (image) data on code data bus
			Detects marker code (SDNORM, SDRST, ABORT, etc)
			Interrupt request status
			SC counter overflow error
			Processing mode (temporary stop/end of termination)
3	Interrupt enable setting	W/R	Interrupt enable setting corresponding to each bit position of status
			register
			 Indicates pause/restart with marker code detected (at time of deceding)
4, 5	Setting number of	W/R	(at time of decoding)Sets the number of pixels per line
4, 3	pixels	VV/IX	(a maximum of 10240 pixels with 2-line template selected)
6, 7	Setting number of lines	W/R	Sets the number of lines to be coded/decoded
0, 1			(1 line or more, a maximum of 65535 lines)
8, 9	Number of processing	R	Number of setting the coded/decoded lines
-, -	lines		(a maximum of 65535 lines)
Α	Load/store buffer	W/R	Buffer register that loads/stores context table RAM data from the
			MPU
			(RAM address is automatically incremented each time data is
			written/read.)
В	Operation mode setting	W/R	Sets the operation mode
			(Coding/decoding, image data through, and load/store of line
			memory)
			Selects read-through of head coding data in decoding
			(0 to 3 bytes)
			Selects the typical prediction function
-			Selects prohibition of line memory initialization
C	Marker code setting	W	Sets the terminal marker code in encoding (SDNORM/SDRST)
С	Marker code reading	R	 Reads a marker code in decoding (SDNORM, SDRST, ABORT, others)
D	Scale-up/scale-down	W/R	Scale down in coding
-	setting		(1/2 scale-down of horizontal and vertical, horizontal OR processing)
			 Scale-up at time of decoding
			 Scale-up at time of decoding (scale-up of horizontal and vertical by twice)

RENESAS

2. Description on Register

(1) System sett	ing reg	gister (W/R)						
(Address: 0)		d7(MSB)						d0 (LSB)
SYS_F	REG:	PB	PI	BX	BS	DS	СВ	HR
d0 (HR):	H/V	V reset (0: Ad	ctive status, 1	: Reset statu	ıs)			
						-	egister group and line n not initialized.	nemory is
d1 to 2 (CB):	(d2		idth of code (8-bit bus (CI		= 0, d1 = 1: 1	6-bit bus (C	D0 to 15), d2 = 1, d1 =	0: 32-bit bus
d3 (DS):		2. For e (3 by	tes maximun	6-/32-bit bus 1) for word a	s, the last enc lignment of e	encoding dat	output followed by bit a at the end. \rightarrow see table 3.	byte of "00"
d4 (BS):	Sele	ection of data	bit swap of	code data bu	ıs (0: MSB fi	rst, 1: LSB f	irst) \rightarrow see table 2.	
d5 (BX):			i byte swap o te first, 1: hig			table 2.		
d6 (PI):			fective only v ge data input					
d7 (PB):			width of imag D0 to 31), 1:	~	PD0 to 15) –	→ see table 3		
	Not	e: PB and I	OS are effect	ive only whe	en $PI = 1$.			

Table 2 Line Up of Coded Data/Image Data in Code Data Bus

Bus V (C			/ap BS)				Orde	r of Dat	a in Coc	le Data E	Bus (CE))			
d2	d1	d5	d4	CD31	• • •	CD24	CD23	•••	CD16	CD15	•••	CD8	CD7	• • •	CD0
1	0	0	0	b24	• • •	b31	b16	•••	b23	b8	•••	b15	b0	•••	b7
(32	bits)	0	1	b31	• • •	b24	b23	• • •	b16	b15	• • •	b8	b7	• • •	b0
		1	0	b0	• • •	b7	b8	•••	b15	b16	•••	b23	b24	•••	b31
		1	1	b7	• • •	b0	b15	•••	b8	b23	•••	b16	b31	•••	b24
0	1	0	0		_			—		b8	•••	b15	b0	•••	b7
(16	bits)	0	1		—			—		b15	•••	b8	b7	•••	b0
		1	0							b0	• • •	b7	b8	• • •	b15
		1	1		_			—		b7	•••	b0	b15	• • •	b8
0	0		0		_			_			_		b0	•••	b7
(8 b	oits)	—	1		_			_			_		b7	•••	b0

Note: b0 is image data, given in time series, on the left side of the first encoding data/screen. b31 is image data, given in time series, on the right side of the last encoding data/screen.

Table 3 Order of Image Data on Image Data Parallel Bus	Table 3	Order of Image Data on Image Data Parallel Bus
--	---------	--

Bit Width	Swap	PD31	••••	PD16	PD15	••••	PD0
PB = 0	DS = 0	p0	••••	p15	p16	• • • • •	p31
	DS = 1	p31	••••	p16	p15	••••	p0
PB = 1	DS = 0		—		p0	• • • • •	p15
	DS = 1		—		p15	••••	p0

Note: p0 is image data on the left side of the screen. p31 is image data on the right side of the screen.

M65762FP

(2) Parameter	setting 1	register ((W/R)									
(Address: 1)	_	d7		d6	d5	d4					d0	
PARA_	REG:		AT		ТМ				AT			
d0 to 4 (AT<0	> to AT	(<4>):	Low orde	r 5 bits o	of AT pi	ixel posi	ition (se	ee figure 2)				
d5 (TM):			Selection	of temp	late (0: 1	3-line te	mplate	, 1: 2-line te	mplate)			
d6 to 7 (AT<5	> to AT	to AT<6>): High-order 2 bits of AT pixel position (6th/7th bit)										
(Example)		_	d7				d4					
3-line ter	-		0	0		0	0	0	1	0	0	
2-line tem Note: AT pixe	•		0	1 with AT.	<6·0> /	1 At the de	1 afault n	0 osition (AT n	0 bixel is not us	0 - TA tea (be	0	
-	-						-		bits $AT = 1$ to	-		
(3) Command	register	· (W)										
(Address: 2)		d7						d3			d0	
CMD_	REG:			0				JP	RC	JC	IC	
d0 (IC): d1 (JC):	Setting When Process Setting memory Before registe When automa Note:	g this bit the initia ssing (co g this bit ry). e the issue r. the proc atically r stopped 0 durin setup li stripe c stripe.	to 1 starts alization is ding/decod to 1 starts ance of thi essing for t returns to 0 this JC bit id the codir g decoding ines is carri- coding, how	to initial complet ing/thro processi s comma the numl is set to ing is stop g process ied out a vever, pr	lize cont ted autor rugh) sta ng (codi and, con ber of se 0 during pped (fla s, and in assuming rocess m	eext tabl maticall rt/end c ing/decc acrete op tup line tup line the coc ashed) e put of e g coding nust not	e RAM y return omman oding, i oeration s ends ling proven if t ncoding data "(be stop	ns this bit to nd (1: Start o mage data th n mode must with the end ocess (is in p he set lines a g data ceases 00" to have b ped by settir	0. f processing, arough and le be set in the of termination rogress,) and are not filled. s, processing been input. In ag this bit to (ad/store of li operation me on selected th input of ima When this l for the numb n the case of) except for t	ne ode setup his bit nge data is oit is set to per of multi- the final	
d2 (RC):	Setting	g this bit	to 1 can lo	ad conte	ext data	into con	itext tal		l/store, 0: En m outside via			
	When	load/sto	re processi	ng is coi	mpleted,	, this bit	must b	be set to 0.				
d3 (JP):	-	-	p mode of p f temporary	-	-	-	-	-	ination end n	node selectio	on	
	proces	s operati	ion at the c	ompletio	on of pro	ocessing	for the	e number of	l temporarily setup lines. A r Setting Sequ	After that, re		

M65762FP

(4) Status regi	ister (R)								
(Address: 2)	_	d7		d5					d0
STAT_	REG:	0		PS	SC	IS	MS	DS	JS
d0 (JS):		ssing (initialization processing in pro-					of processing	g)	
	This JS bit is set to 1 in the following cases: when the initialization is complete with the RAM initialization command issued (IC = 1), when all coding data is read completely at time of coding with the start command of termination end processing issued (JC = 1, JP = 0), and when all image data is read completely at time of image data through and at time of decoding. When the temporary stop processing start command is issued (JC = 1, JP = 1), this JS bit remains to be 0, even if the process for the number of setup lines ends. (However, an interruption occurs at time of temporary stop.) Ready for reading/writing coding data (image data case of the through mode) on the code data bus								
d1 (DS):		for reading/wady, 0: Read/w			ge data case	of the throug	h mode) on t	the code data	bus
	When this bit is set to 1, data can be read/written on the code data bus. (This bit is equivalent to the CDRQ pin.)								to the
d2 (MS):	Detect	s marker code	e at time of	decoding (0	: Not detecte	d, 1: Detecte	d)		
	This b	it is set to 1 w	hen some	marker code	is detected a	t time of dec	oding.		
d3 (IS):	Status	of interrupt re	equest (IN	ΓR pin) (0: Ν	ot requested	, 1: Requeste	ed)		
d4 (SC):	SC co	unt-over error	at time of	coding (0: N	ormal, 1: Oc	currence of S	SC counter o	verflow)	
	Note:	The SC cour Though codi (encoding er	ing process	unter for con s continues if		•	-	• 1	
d5 (PS):		ssing (tempora mporary stop	• 1		,	d processing	mode)		
		S bit correspo and register.	onds to the	selection of j	process temp	orary stop/te	rmination en	d of the d3 (.	JP) bit of
(5) Interrupt e	enable re	egister (W/R)							
(Address: 3)	_	d7				d3			d0
	PEC.	MD		0		٩ ۲	ME	DE	μ

IENB_REG:	MP	0	SE	ME	DE	JE	
d0 (JE): Proce	essing (initial	lization/coding/decoding/through)					

Temporary stop/termination end interrupt (0: Interrupt mask, 1: Interrupt enable)

- d1 (DE): Coding data (image data) read/write ready interrupt (0: Interrupt mask, 1: Interrupt enable)
- d2 (ME): Marker code detection interrupt at time of decoding (0: Interrupt mask, 1: Interrupt enable)
- d3 (SE): SC count-over error interrupt at time of coding (0: Interrupt mask, 1: Interrupt enable)

Note: Bits d0 to d3 are interrupt enable of bits d0 to d2 and d4 corresponding to the status register. When one of the status bits set to interrupt enable is set to 1, the interrupt request signal (INTR) is asserted (for d0 (JE), an interrupt occurs even at the time of temporary stop). When the status is set to 0 by H/W reset etc., or when interrupt factor is eliminated by interruption masking, INTR is negated. The status register is not cleared by occurrence of interruption or by R/W of interruption enable register.

d7 (MP): Indication of pause at time of marker code detection

(0: Indication of continuation/restart, 1: Indication of temporary pause)

If this MP bit is in advance set to 1 in decoding, the decoding temporarily pauses at the time of marker code detected.

(When the ME bit is set to 1, an interruption occurs when marker code is detected.)

When decoding process is not completed at time of temporary pause of marker detection, the register for setting the number of lines can be respecified (see item (7)). Afterwards, setting this MP bit to 0 restarts the decoding process (the decoding process is carried out for the number of set lines).

(6) Register for setting the number of pixels (W/R)

(Address: 4)	d7			d0						
PEL_REG_L:			PEL_L							
(Address: 5)										
PEL_REG_H:		0	PEL_H							
	d7		d5	d0						
d0 to 7 (PEL_L):	Se	ts the number of p	vixels in a line. (Low byte)							
d0 to 5 (PEL_H):	Se	ts the number of p	vixels in a line. (Upper byte)							
		A maximum of 8192 pixels can be set at the 3-line template. A maximum of 1024 can be set at the 2-line template.								
	Se	Set the number of pixels to be actually coded (decoded) at time of scale-up (scale-down).								
		a bus is 16 bits (32 bits) with the parallel I/F selected, set the number of f 16 (multiples of 32).	f							
	W	ith the serial I/F s	elected, set the number of pixels to multiples of 8.							

(7) Register for setting the number of lines (W/R)

(Address: 6)	d7 d0
LSET_REG_L:	LSET_L
(Address: 7)	
LSET_REG_H:	LSET_H
d0 to 7 (LSET_L):	Sets the number of lines to be processed. (Low order byte) (1 to 65535: 0 line is not allowed.)
d0 to 7 (LSET_H):	Sets the number of lines to be processed. (High order byte)
	At time of scale-down (scale-up), set the number of lines to be actually coded (decoded).
	Set the number of lines (number of relative lines) ranging from the processing start command to be issued next to the temporary stop/termination end just after. This register must be set to a specific value before the issuance of the process start command.
	As far as the following conditions are satisfied, this register can be rewritten in the course of processing.
	• When the maximum value (65535) is set before issuance of the processing start command, an arbitrary value can be set once in the course of processing.
	• When a value except for the maximum value (65535) is set before issuance of the processing start command, and the value requires to be respecified in the course, respecify the maximum value (65535) once and then respecify a desired value.

(8) Processing line count register (R)

(Address: 8)	d7	d0
LIN_REG_L:	LINE_L	
(Address: 9) LIN_REG_H:	LINE H	
	-	
d0 to 7 (LINE_L):	Read out the number of lines actually processed (Low byte) (0 to 65535)	
d0 to 7 (LINE_H):	Read out the number of lines actually processed (Upper byte)	
	The number of processed lines number of set lines, coding/decoding/through processing stop temporary/end of processing.	
	Note: The number of lines in this process is cleared to 0 with the processing start command issued.	
(9) Buffer register (W	//R)	
(Address: A)	d7	d0
DWR_BUF:	DWR	
d0 to 7 (DWR):	Data for loading/storing context table RAM	
	This register is a buffer for loading data into the context table RAM via the host bus or for storing data outside. After issuance of load/store start command of the context table RAM (command register $d3 = 1$), this register is available to start loading or storing data. Predictio value (MPS) and prediction unmatched probability (LSZ) can be stored in context table RAM for a unit of 1024 contexts in total. Figure 4 and table 4 provide the address assignment of context table RAM and the data bit array.	
	Since context table RAM is 2-byte data, access is gained alternately in order from low byte to upper byte. Each time two-byte access is gained, the RAM address is automatically incremented (sequential access from address 0).)
	 Notes: 1. Data is not allowed to be loaded and stored at a time. Random access to RAM is not allowed. 2. Only 133 types specified by the JBIG international standard (see " Appendix A.2" are allowed to be specified for the LSZ value. (For example, load '5a1d' for initialization.))
	8 7 6 5 4 3 2 9 1 0 ? 7 6 1 0 ? 3-line template 2-line template 2-line template	

Figure 4 Address Assignment of Context Table RAM (Number for Address Bit (LSB: 0, MSB: 9), MSB: 9 for AT Pixel)

Table 4	Data	Bit Array	of Cont	ext Table RAM
---------	------	-----------	---------	---------------

High Order Byte					Low Order Byte	
d15	d14	• • • • •	d8	d7	• • • • •	d0
MPS	L14	••••	L8	L7	• • • • •	LO

Note: MPS: Prediction value MPS (0/1)

L14 to 0: Low 15 bits of prediction unmatched probability LSZ ('0001' to '5b12')

(10) Operation mode setting register (W/R)

(Address: B)	d7				d0
MOD_REG:	TP	LI	OB	LIO	MOD

This register is used to set the LSI operation mode and requires to be set before issuance of the processing start command (command register d1 (JC) = 1).

d0, 1 (MOD): Operation mode setting

 $(d1 = 0, d0 = 0: Coding, d1 = 1, d0 = 0: Image data through (image data I/F <math>\rightarrow$ Code data I/F) load/store, d1 = 0, d0 = 1: Decoding, d1 = 1, d0 = 1: Image data through (Code data I/F \rightarrow Image data I/F) load/store)

d2, 3 (LIO): Load/store selection of image data of line memory (d2 = selection of load, d3 = selection of store) In the case of multi-stripe, this LIO bit is set according to the following table, to load image data for reference line from outside into line memory before coding/decoding of stripes or to store image data stored in line memory into outside after encoding/decoding of stripes. This LIO bit is effective only in the image data through mode (d1 = 1).

Notes: 1. LIO (d3, d2) = (1, 1) not allowed being set.

- 2. When selection of load/store of image data of line memory, temporary stop (d3 (JP) = 1 of command register) is not allowed to be set.
- 3. When load/store mode of image data is selected, the number of lines to be transferred must be set in the register setting the number of lines.
- 4. The number of lines for image data load to line memory must be 2-line either case of 2-line template or 3-line template. (This is because typical prediction (LNTP) cannot be judged correctly with only a line.)

Table 5Operation Mode List

Oper	ation	Load	/Store		
Mode (lode (d1, d0) LIO (d3, d2)		l3, d2)	Operation Mode	Remarks
0	0	Х	Х	Coding mode	Normal coding mode
0	1	Х	Х	Decoding mode	Normal decoding mode
1	0	0	0	Image data through (image data I/F \rightarrow code data I/F)	For inter-I/F transfer of image data
		0	1	Image data load to line memory (input from image data I/F)	For loading of reference line to LSI
		1	0	Image data store of line memory (output to code data I/F)	For storing line memory to outside
1	1	0	0	Image data through (code data I/F \rightarrow image data I/F)	For inter-I/F transfer of image data
		0	1	Image data load to line memory (input from code data I/F)	For loading of reference line to LSI
		1	0	Image data store of line memory (output to image data I/F)	For storing line memory to outside

d4, 5 (OB):

Sets head of the coding data read-through at time of decoding

(0 to 3: Sets the number of read-through bytes. For example, with d4 = 0 and d5 = 1, read-through of 2 bytes)

When OB is set to 1 to 3 at time of decoding, and the first stripe decoding processing start command is issued, the head data for the number of set bytes is to be read through (not used for decoding process). With OB set to 0, no data is read through (normal decoding process).

For example, if the code data bus is 32/16 bits, and the head of coding data does not contact the word boundary, this function is used.

Note: When the code data bus is 8 bits, this function is effective.

d6 (LI):	Prohibition of line memory initialization (0: Indication of initialization, 1: Prohibition of initialization)
	When first stripe coding/decoding process start command is issued, and $LI = 1$, initialization of built-in line memory is prohibited. (The final image data, coded/decoded just before, that is left in line memory is used as the reference line data at the head of next coding/decoding operation). With $LI = 0$, built-in line memory is initialized. (Full white (0) data is used as the reference line data at the head of next coding/decoding operation.)
	When the previous stripe is terminated at the SDNORM marker with coding/decoding of the multi- stripe configuration, this bit is set to initialization prohibition (1) to make the data of previous stripe left in line memory available as the coding reference line data of the next stripe. (For details, see " Register Setting Sequence " (6) sequence.)
d7 (TP):	 Note: With LI =1, this LI bit is cleared (to 0) by H/W reset writing to an external reset pin or system setup register. At the same time, built-in line memory is also initialized. Selection of typical prediction at time of coding/decoding (0: Sets typical prediction function to OFF, 1: Sets typical prediction function to ON.)
	This bit is set to 1 when encoding/decoding process is carried out using the typical prediction function.
(11) Marker code se	et up register (W)
(Address: C)	d7d0
MSET_REG:	MSET
d0 to 7 (MSET):	The end marker code used during coding is set (SDNORM = $02h$, SDRST = $03h$, etc.)
	The byte set to this register is output attached to coding data as the end marker during coding.
(12) Marker code re	and out register (\mathbf{P})

(12) Marker code read out register (R)

(Address: C)	d7	d0
MDET_REG:	MDET	
d0 to 7 (MDET):	Reads out the marker code detected during decoding (SDNORM = 02h, SDRST = 03h, ABORT = 04h, etc.)	

Marker code bytes detected at time of decoding can be read directly.

(13) Scale-up/scale-down set register (W/R)

(Address: D)		d7		d4				d0
CONV_F	REG:	0		НО	HR	VR	HE	VE
d0 (VE): Selection of scale-up in vertical direction during decoding (0: Equal size, Scale-up by twice)								
d1 (HE):	Sele	ection of scale-up in	horizontal directi	on during dec	coding (0: Eq	ual size, Sca	le-up by twi	ce)
	Note	e: Scale-up function	on is effective only	y in decoding	(Scale-up er	nabled)		
d2 (VR):	Sele	ection of scale-down	n in vertical directi	ion (0: Equal	size, Scale-d	own by 1/2)		
d3 (HR):	d3 (HR): Selection of scale-down in horizontal direction (0: Equal size, Scale-down by 1/2)							
d4 (HO): Selection of thinned-out processing in horizontal direction (0: Simple thinned-out, 1: OR processing)						ocessing)		
Note: Scale-down function is effective only in encoding (Scale-down enabled)								
Note	s: 1.	During coding, sim	ple thinned-out is	applied to 1/2	2 scale-down	in vertical d	irection (Od	d lines are

- skipped in reading.)
 With VR = 1 during coding, the number of lines on input image data must be larger by twice than the set value of line count setup register.
- 3. With VE = 1 during decoding, the number of lines on output image data must be larger by twice than the set value of line count setup register.

3. Register Initial Value

Registers are initialized as provided in the following table by writing H/W reset into the external reset pin or system setup register.

Register	Initial Value	Register	Initial Value
System setting	00h (Note)	Number of processed lines	00h
Parameter setting	00h	Buffer register	Indefinite
Command	00h	Operation mode setting	00h
Status	00h	Marker code setting	00h
Interrupt enable	00h	Marker code reading	00h
Pixel setting	00h	Scale-up/scale-down setting	00h
Line count setting	00h		

Table 6 Initial Values of Registers


Note: When H/W reset is written into the system setting register, written value is set in the system setting register.

4. Register Setting Sequence


(1) Initialization sequence of built-in line memory and context table RAM

This sequence is used to carry out initialization sequence (0 clear) of context table RAM after the initialization ^(Note) of the built-in line memory by H/W reset.

When the initialization is unnecessary (the contents of the current status table are directly used), this sequence is unnecessary.




(2) Stripe coding/decoding (without change in AT pixel position)/image data through processing sequence




RENESAS

(3) Stripe encoding/decoding (with change in AT pixel position) processing sequence



RENESAS




(4) Load/store processing sequence of the context table RAM

This sequence is used to load or store context table RAM.


RAM load/store start command	d7 CMD_REG: 0 0 0 0	d0 0 0 0 0 ; Starts to load/store context table RAM	
[Stores (loads) the context table	9 I I		
	d (loaded) via buffer register. automatically increments the RAM addr	ress.	
Note: Reading (storing) operation and writing (loading) operati	tion are not allowed to be done at a time.	
End of RAM load/store command	CMD_REG: 0 0 0 0	 ; End of loading/storing RAM 0 1 0 0 Since the operation does not automatically st be sure to write the load/store end command 	

(5) Load/store processing sequence of line memory image data



(6) Total sequence of multi-stripe coding/decoding

For an image with a page consisting of more than one stripe or plane, coding or decoding process must be carried out in units of stripe after initialization.




3. The process of inter-stripe marker codes (ATMOVE, NEWLEN, etc.) (insert at time of coding and detection/removal at time of decoding) must be carried out outside.

Description

If the end marker of the previous stripe is SDRST, the status must be initialized for coding/decoding the next stripe. Start to carry out the process of next stripe by returning the AT pixel position to the default position after the initialization of built-in line memory and context table RAM. [case 1]


If the termination marker of the previous stripe is SDNORM, the status of the previous stripe must be taken over for coding/decoding the next stripe. If the stripe of the same plane is continuously coded/decoded, the AT pixel position takes over the final value of the previous stripe and the process of the next stripe is to start without initializing line memory and context table RAM to use the status of line memory and context table RAM at the end of previous stripe for the next stripe. [case 2]

On the other hand, since the status at the end of pre-stripe status of the same plane must be respecified for the status of line memory and context table RAM, line memory and context table RAM are to be loaded into LSI to respecify the AT pixel position and to start processing the next stripe when alternately coding/decoding stripes of different planes. After coding/decoding of stripe, save line memory and context table RAM for next stripe. [case 3]




Timing Chart

1. Host Bus I/F



2. Code Data I/F

(a) For 8-bit bus



Note: For 32-bit bus, only the long word access (CD0 to 31) is allowed.

Description

CDRQ can be checked for being asserted (H) to assert (L) CDAK*.


Asserting (L) CDAK* negates (L) CDRQ.

Asserting (L) section of CDRD*/CDWR* must be included in the CDAK* asserting section (L).

RENESAS

3. Image Data I/F

(1) Serial image data I/F



Description


PRDY* can be checked for being asserted (L) to assert (L) PTIM*. Asserting (L) PTIM* negates (H) PRDY*.

PXCKO* is an output of having gated PXCK* input with PTIM*.

The image data (SVID*/RVID*) is input/output in synchronization with PXCK* or PXCKO*.

(2) Parallel image data I/F

(a) 16-bit bus



Description

PDRQ can be checked for being asserted (H) to assert (L) PDAK*. Asserting (L) PDAK* negates (H) PDRQ. Asserting (L) section of PDRD*/PDWR* must be included in the asserting section (L) of PDAK*.

RENESAS

Examples of System Configuration

1. Example of Application for Digital PPC and Multifunctional FAX Machine




Figure 5 Example of Application for Digital PPC and Multifunctional FAX Machine

2. Example of Application for Printer




Figure 6 Example of Application for Printer

[Appendix A.1] JBIG Data Structure

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	IE BIH D∟ D	; Bi-level Image Entity ; Bi-level Image Header 1 ; lowest resolution layer 1 ; final resolution layer
$ \left \begin{array}{cccc} HTOLO & b3 & :: resolution-order distinction \\ SEG & b2 & :: progressive-versus-sequential distinction \\ ILEAVE & b1 & :: interleaving of multiple bit planes \\ SMID & b0 & :: indexed over stripe is in middle \\ \hline Options 1 & :: option byte \\ \hline & & & & & & & & & & & & & & & & & &$	- Yd Ld Mx My	 ; dummy 0 ; horizontal dimension at highest resolution ; vertical dimension at highest resolution ; number of lines per stripe at lowest resolution ; maximum horizontal offsets allowed for AT pixel ; maximum vertical offsets allowed for AT pixel
Image: constraint of the image of the i	HITO SEQ ILEA	LO b3 ; resolution-order distinction b2 ; progressive-versus-seqential distinction VE b1 ; interleaving of multiple bit-planes
(It is present only if DPON = 1, DPPRIV = 1, DPLAST = 0) B I D ; bi-level Image Data ((① ②) × N) ① Floating Marker Segments (③ ~ ④) ④ AT move marker ESC 1 ; FFh ATMOVE 1 ; 06h YAT 4 ; line in which an AT switch is to be made T × 1 ; borizontal offset of the AT pixel T Y 1 ; vertical offset of the AT pixel ⓑ new-length marker ESC 1 ; FFh NEWLEN 1 ; 05h Yo 4 ; new Yo ⓒ comment marker ESC 1 ; FFh COMMENT 1 ; 07h Lc ; contents of private comment comment Lc ; contents of comment ② SDE ; Stripe Data Entry (Within the frame: LSI support range) PSCD ; Protected Stripe Coded Data = byte stuffed SCD (Stripe Code Data) ESC 1 ; FFh SDNORM/SDRST 1 ; normal terminate (02h)	LRLT VLEN TPDC TPBC DPOI DPPF	b7 ; dummy 0 WO b6 ; lowest resolution-layer two line template IGTH b5 ; NEWLEN (new vertical dimension) marker enable DN b4 ; differential-layer TP enable DN b3 ; lowest-resolution-layer TP enable N b2 ; DP enable RIV b1 ; private DP table
B I D ; bi-level Image Data ((① ②) × N) ① Floating Marker Segments (③ ~ ⓒ) ③ AT move marker ESC 1 ; FFh ATMOVE 1 ; 06h YAT 4 ; line in which an AT switch is to be made T × 1 ; horizontal offset of the AT pixel T × 1 ; vertical offset of the AT pixel (b) new-length marker ESC 1 ; FFh NEWLEN 1 ; 05h Yo 4 ; new Yb ⓒ comment marker ESC 1 ; FFh COMMENT 1 ; 07h Lc 4 ; length in bytes of private comment comment Lc ; contents of comment ② SDE ; Stripe Data Entry (Within the frame: LSI support range) PSCD ; Protected Stripe Coded Data = byte stuffed SCD (Stripe Code Data) ESC 1 ; FFh SDNORM/SDRST 1 ; normal terminate (02h)	DPTABLE	
try 1 ; vertical offset of the AT pixel (b) new-length marker ESC 1 ; FFh NEWLEN 1 ; 05h Yp 4 ; new Yp (c) comment marker ESC 1 ; FFh COMMENT 1 ; 07h Lc 4 ; length in bytes of private comment comment Lc ; contents of comment (2) SDE ; Stripe Data ESC 1 ; FFh SDNORM/SDRST 1 ; normal terminate (02h)		ating Marker Segments (a) ~ c) T move marker ESC 1 ; FFh ATMOVE 1 ; 06h Y _{AT} 4 ; line in which an AT switch is to be made
ESC 1 ; FFh NEWLEN 1 ; 05h YD 4 ; new YD (c) comment marker ESC 1 ; FFh COMMENT 1 ; 07h Lc 4 ; length in bytes of private comment comment Lc ; contents of comment (2) SDE ; Stripe Data ESC 1 ; FFh sobtext		
NEWLEN 1 ; 05h YD 4 ; new YD c comment marker ESC 1 ; FFh COMMENT 1 ; 07h Lc 4 ; length in bytes of private comment comment Lc ; contents of comment (2) SDE ; Stripe Data Entry PSCD ; Protected Stripe Coded Data = byte stuffed SCD (Stripe Code Data) ESC 1 ; FFh SDNORM/SDRST 1 ; normal terminate (02h)	b r	-
ESC 1 ; FFh COMMENT 1 ; 07h Lc 4 ; length in bytes of private comment comment Lc ; contents of comment (2) SDE ; Stripe Data Entry PSCD ; Protected Stripe Coded Data = byte stuffed SCD (Stripe Code Data) ESC 1 ; FFh SDNORM/SDRST 1 ; normal terminate (02h)		NEWLEN 1 ; 05h
PSCD ; Protected Stripe Coded Data = byte stuffed SCD (Stripe Code Data) ESC 1 ; FFh SDNORM/SDRST 1 ; normal terminate (02h)		ESC1; FFhCOMMENT1; 07hLc4; length in bytes of private comment
= byte stuffed SCD (Stripe Code Data) ESC 1 ; FFh SDNORM/SDRST 1 ; normal terminate (02h)	(2) SD	E ; Stripe Data Entry (Within the frame: LSI support range)
		= byte stuffed SCD (Stripe Code Data) ESC 1 ; FFh SDNORM/SDRST 1 ; normal terminate (02h)
abort BID marker	abort B	
ESC 1 ; FFh ABORT 1 ; 04h		
reserved marker ESC 1 ; FFh RESERVE 1 ; 01h	ا reserve 	ESC 1 ; FFh


NMPS SWTCH ST LSZ NLPS ST LSZ NLPS NMPS SWTCH 0x5ald 0x01a4 0x2586 0x0160 0x1114 0x0125 0x080b 0x00f6 0x03d8 0x00cb 0x01da 0x00ab 0x00e5 0x008f 0x006f 0x5b12 0x0036 0x4d04 0x001a 0x412c 0x000d 0x37d8 0x0006 0x2fe8 0x293c 0x0003 0x0001 0x2379 0x5a7f 0x1edf 0x3f25 0x1aa9 0x2cf2 0x174e 0x207c 0x1424 0x17b9 0x119c 0x1182 0x0f6b 0x0cef 0x0d51 0x09a1 0x0bb6 0x072f 0x0a40 0x5832 0x055c 0x0406 0x4d1c 0x438e 0x0303 0x3bdd 0x0240 0x01b1 0x34ee 0x0144 0x2eae 0x00f5 0x299a 0x00b7 0x2516 0x008a 0x5570 0x0068 0x4ca9 0x004e 0x44d9 0x003b 0x3e22 0x002c 0x3824 0x32b4 0x5ae1 0x2e17 0x484c 0x56a8 0x3a0d 0x2ef1 0x4f46 0x261f 0x47e5 0x1f33 0x41cf 0x19a8 0x3c3d 0x1518 0x375e 0x1177 0x5231 0x0e74 0x4c0f 0x0bfb 0x4639 0x09f8 0x415e 0x0861 0x5627 0x0706 0x50e7 0x05cd 0x4b85 0x04de 0x5597 0x040f 0x504f 0x5a10 0x0363 0x02d4 0x5522 0x025c 0x59eb 0x01f8

[Appendix A.2] JBIG Probability Estimation Table


[Appendix B] Timing Characteristics

(Conditions: $V_{DD} = 5 \text{ V} \pm 5\%$, C = 50 pF, $Ta = 0 \text{ to } 70^{\circ}C$)

1. Host Bus I/F



2. Code Data I/F



				(Unit: ns)
		Tin	ning Condition	ons
Abbreviation	Item	Min	Тур	Max
tO	RESET* assert time	100	—	_
t1	CS* setup time to RD* assert	15	—	—
t2	CS* hold time to RD* negate	15	—	—
t3	A0 to 3 setup time to RD* assert	15	—	—
t4	RD* assert time	20	—	—
t5	A0 to 3 hold time to RD* negate	15	—	—
t6	D0 to 7 output determination time to RD* assert	0	—	20
t7	D0 to 7 output hold time to RD* negate	0	—	20
t11	CS* setup time to WR* assert	15	_	_
t12	CS* hold time to WR* negate	15	—	—
t13	A0 to 3 setup time to WR* assert	15	—	_
t14	WR* assert time	15	—	—
t15	A0 to 3 hold time to WR* negate	15	—	—
t16	D0 to 7 input setup time to WR* negate	20	—	—
t17	D0 to 7 input hold time to WR* negate	5	—	—


Table B.1 Host Bus I/F Timing Characteristics

Table B.2 Timing Characteristics of Code Data Bus I/F


Abbreviation	Item	Tin	Timing Conditions		
		Min	Тур	Max	
t20	CDRQ negate time to CDAK* assert	—	—	15	
t21	CDAK* setup time to CDRD* assert	15	—	_	
t22	CDAK* hold time to CDRD* negate	15	—	—	
t24	CDRD* assert time	20	—	—	
t26	CD0 to 31 output determination time to CDRD* assert	0	—	20	
t27	CD0 to 31 output hold time to CDRD* negate	0	—	20	
t31	CDAK* setup time to CDWR* assert	15	_	_	
t32	CDAK* hold time to CDWR* negate	15	—	—	
t34	CDWR* assert time	15	—	—	
t36	CD0 to 31 input setup time to CDWR* negate	15	—	—	
t37	CD0 to 31 input hold time to CDWR* negate	5	_	—	

3. Image Data I/F


(1) Serial image data I/F



(2) Parallel image data I/F



4. Master Clock Input Frequency (LSI Operating Frequency)



			(Unit: n		
Abbreviation	ltem	Tin	Timing Conditions		
		Min	Тур	Max	
t40	PRDY* negate time to PTIM* assert	—	—	20	
t41	PTIM* setup time to PXCK* fall	15		—	
t42	PTIM* hold time to PXCK* rise	15		—	
t43	PXCK* high time	10	—	_	
t44	PXCK* low time	10	—	—	
t45	PXCK* cycle	25	—	—	
t46	RVID* output determination time to PXCK* fall	—	—	20	
t47	RVID* output change time to PXCK* fall	_		20	
t48	RVID* negate time to PTIM* negate	0	—	_	
t49	PXCKO* delay time to PXCK*	—	—	10	
t50	RVID* output determination time to PXCKO* fall	_	_	12	
t51	RVID* output change time to PXCKO* fall	—	—	12	
t56	SVID* setup time to PXCK* rise	10	_	_	
t57	SVID* hold time to PXCK* rise	10	—	—	
t60	PDRQ negate time to PDAK* assert	_	_	15	
t61	PDAK* setup time to PDRD* assert	15	_	_	
t62	PDAK* hold time to PDRD* negate	15		_	
t64	PDRD* assert time	20	_	_	
t66	PD0 to 31 output determination time to PDRD* assert	0		20	
t67	PD0 to 31 output hold time to PDRD* negate	0	—	20	
t71	PDAK* setup time to PDWR* assert	15	_	_	
t72	PDAK* hold time to PDWR* negate	15	_	—	
t74	PDWR* assert time	15	_	_	
t76	PD0 to 31 input setup time to PDWR* negate	15	—	—	
t77	PD0 to 31 input hold time to PDWR* negate	5	_	_	


Table B.3 Timing Characteristics of Image Data I/F

Table B.4 Master Clock Frequencies

(Unit: ns)

	Timing Conditions			
Item	Min	Тур	Max	Max Frequency
MCLK cycle (Mx)	25	—	_	40 MHz
MCLK high level time (Mh)	10	—	—	
MCLK low level time (MI)	10	—	—	

Package Dimensions



RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
 Pines
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
 This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for the intersect on the information in this document.
 The document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for the tendology described in this document.
 The order data. diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date their document with a pay with use. When exporting the products or the tendology described herein, you should follow the applicable export control laws and regulations, and proceedures required by such laws and regulations.
 All information included in this document, but has product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date their document, when the set of the date their document, and the date their document, and the date their document in the date their document.
 Renesas has used reasonable care in compiling the information in this document, but Renesas assumes no liability whatsoever for any damages incurred as a disclosed through pay provide applications. Renesas products are not designed applications, and receives are information in this document.
 When using or otherwise relevance the date their document.
 When using or otherwise relevance and explaint compiling the information. In this document, but Renesas as subtle for automotion control are sort application control.
 When using or otherwise relevanc



RENESAS SALES OFFICES

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com