


IDTP9022 Product Datasheet

Features

- Single Chip Solution for Wireless Power Consortium (WPC) "Qi" Compliant Power Receiver
- Conforms to WPC 1.1 Specification
- Integrated Full-Bridge Synchronous Rectifier
- Integrated Synchronous Buck Converter
- Closed Loop Power Transfer Control between Base Station and Mobile Device
- Security and Encryption up to 64 bit
- Foreign Object Detection (FOD)
- Proprietary Base-to-Mobile Communication Channel for Authentication
- Over Temperature/Voltage/Current Protection
- Thermal Control Loop
- Open-Drain LED Indicator Outputs
- I²C Interface

Applications

- WPC-Compliant Wireless Chargers for Mobile Applications
- Non-WPC Compliant Wireless Chargers for Mobile Applications




Description

The IDTP9022 is a highly-integrated single-chip WPC-compliant wireless power receiver IC. The device operates with an AC power signal from a compatible wireless transmitter and converts it into a regulated 5V output voltage, which can be used to power devices or supply the charger input in mobile applications. The IDTP9022 integrates a high efficiency Synchronous Full Bridge Rectifier (SFBR), high-efficiency synchronous buck converter, and control circuits used to modulate the load to transmit WPC-compliant message packets to the base station to optimize power delivery.

The device includes over-temperature/voltage/current protection and an FOD method to protect the base station and mobile device from over-heating in the presence of a metallic foreign object. Fault conditions associated with power transfer are managed by the embedded MCU which also controls status LEDs to indicate operating and fault modes.

Typical Application Circuit



Package: WLCSP-79, 4.095x3.898mm, 0.4mm pitch (See page 26)

Ordering information (See page 27)



ABSOLUTE MAXIMUM RATINGS

These absolute maximum ratings are stress ratings only. Stresses greater than those listed below (Table 1 and Table 2) may cause permanent damage to the device. Functional operation of the IDTP9022 at absolute maximum ratings is not implied. Application of the absolute maximum rating conditions affects device reliability.

Table 1. Absolute Maximum Ratings Summary. All voltages are referred to ground, unless otherwise noted.

| PINS | RATING | UNITS |
|--|---------------------------|-------|
| IN_M, IN_P, ACM_M, ACM_P, ZREF_P, ZREF_M | -1 to 24 | V |
| ĒN, REG_IN, REC_OUT, BUCK5VR_IN, LX | -0.3 to 24 | V |
| GPIO4:1, RESET, LDO5V, LDO2P5V_IN, ISNS, ISNSP_BUCK, ISNSM_BUCK, BUCK5VR, BUCK5VR_SNS, VDDIO, SDA, SCL | -0.3 to 6.0 | V |
| SDA, SCL | -0.3 to VDDIO | V |
| BST | -0.3 to LX+5 | V |
| BST_P, BST_M | -0.3 to IN_P+5, IN_M+5 | V |
| GND, AGND, DGND, REFGND, PGND, PGND_BUCK, PGND_REC | -0.3 to 0.3 | V |
| LDO2P5V | -0.3 to 2.75 | V |
| Maximum Current from REC_OUT | 2.25 | Α |
| Maximum RMS Current from IN_P, IN_M | 1 | Α |
| Maximum Current from LX | 2.25 | Α |

The maximum power dissipation is $P_{D(MAX)} = (T_{J(MAX)}-T_A)/\theta_{JA}$ where $T_{J(MAX)}$ is 125°C. Exceeding the maximum allowable power dissipation will result in excessive die temperature, and the device will enter thermal shutdown.

Table 2. Package Thermal Information

| SYMBOL | DESCRIPTION | RATING WITH 14 THERMAL VIAS | UNITS |
|-------------------|--|--------------------------------|-------|
| Θ_{JA} | Maximum Thermal Resistance (WLCSP-9x9) | 45 | °C/W |
| TJ | Junction Operating Temperature Range | 0 to 125 | °C |
| T _{JS} | Junction Storage Temperature Range | -55 to 150 | °C |
| T _{LEAD} | Maximum Soldering Temperature (at Leads) | 300 | °C |

This thermal rating was calculated based on a JEDEC 51 standard 4-layer board with dimensions 4in x 4.5in in still air conditions. Actual thermal resistance will be affected by PCB size, solder joint quality, PCB layer count, copper thickness, air flow, altitude, and other unlisted variables.

Table 3. ESD Information

| TEST MODEL | PINS | RATINGS | UNITS |
|---------------|----------|---------|-------|
| НВМ | All Pins | 1500 | V |
| CDM | All Pins | 500 | V |



SPECIFICATION TABLE

Table 4. Device Characteristics

 $V_{REC_OUT} = V_{BUCK5VR_IN} = V_{REG_IN} = 12V$; $\overline{EN} = LOW$; $\overline{RESET} = HIGH$, Synchronous Rectifier, LDO2P5V, LDO5V, and DC/DC Converter blocks must be operated together, unless otherwise noted. $T_A = 0$ to +85°C. Typical values are at 25°C.

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|---|--|--|-------|------|-------|-------|
| Synchronous Ful | I Bridge Rectifier (SFBR) | | | | | |
| I _{RECT-STANDBY} Standby Current | | No load on REC_OUT, BUCK5VR, LDO5V, and LDO2P5V | | 13 | | mA |
| I _{RECT-DIS} | Disabled Current | V _{REC_OUT} =V _{BUCK5VR_IN} =V _{REG_IN} =18V, V _{EN} =5V to 20V | | 7 | 10 | mA |
| R _{DSON-SFBR} | SFBR switch resistance | | | 120 | | mΩ |
| Modulation | | | | | | |
| R _{DS-ON-CMOD-AC} | Mosfet on resistance driving C _{MOD} | | 1 | 1.8 | 3 | Ω |
| I _{LEAK-AC-MOD} | AC_MOD switch leakage | AC_MOD switches off | -1 | | 1 | μΑ |
| Analog to Digital | | | | | | |
| N | Resolution | | | 12 | | Bit |
| f _{SAMPLE} | Sampling Rate | | | 62.5 | | kSPs |
| Channel | # of Channels | | | 8 | | |
| ADC_CLK | ADC Clock Frequency | | | 1 | | MHz |
| V _{IN FS} | Full Scale Range | | 2.41 | 2.44 | 2.47 | V |
| AC Clamp | | | L | l | ı | |
| V _{RECT-CL} | AC Clamp protection for rectified voltage (Rising) | | 18.5 | | 20 | V |
| V _{RECT-CL} -HYS | Hysteresis | | | 2.2 | | V |
| I _{LEAK-AC-CLAMP} | AC_CLAMP switch leakage | AC_CLAMP switches off | -1 | | 1 | μΑ |
| UVLO | | | | • | | |
| V _{RECT-UVLO} | Rising | | 2.8 | | 3.3 | V |
| V _{RECT-UVLO-HYS} | Hysteresis | | | 120 | | mV |
| DC/DC Converter | , | | | | | |
| V_{OUT} | Output voltage | 6V≤V _{BUCK5VR_IN} ≤18V, 10mA≤I _{OUT} ≤1.0 A | 4.75 | 5 | 5.25 | V |
| I _{OUT} | Maximum output current capability | 4.75V≤V _{out} ≤5.25V, R _{ISNSP} BUCK=R _{ISNSM} BUCK = 1KΩ | 1.1 | | 1.3 | Α |
| R _{DSON-HS} | High side switch on resistance | | | 85 | | mΩ |
| R _{DSON-LS} | Low side switch on resistance | | | 145 | | mΩ |
| BUCK5VR_SNS _{IIM} | | | | 750 | | kΩ |
| Low-Drop-Out Regu | ulators | | | | | |
| LDO2P5V | | | | | | |
| V _{OUT} | Output voltage | 4.75V≤V _{LDO2P5V_IN} ≤ 5.25V | 2.375 | 2.5 | 2.625 | V |
| I _{OUT} | Output current | Note:1 | | | 100 | mA |
| I _{SCP} | Short-circuit protection current | | | | 7 | mA |

Note 1: LDO2P5V Output current is subtracted from the output current capability of the buck.



Table 4. Device Characteristics, Continued

 $V_{REC_OUT} = V_{BUCK5VR_IN} = V_{REG_IN} = 12V$; $\overline{EN} = LOW$; $\overline{RESET} = HIGH$, Synchronous Rectifier, LDO2P5V, LDO5V, and DC/DC Converter blocks must be operated together, unless otherwise noted. $T_A = 0$ to +85°C. Typical values are at 25°C.

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|------------------------------|------------------------------|--|-----------------------------|-----|-----------------------------|-------|
| LDO5V | | | | | | |
| V _{OUT} | Output voltage | 5.5V≤ Vin ≤ 18V, I _{OUT} =5mA | 4.75 | 5 | 5.25 | V |
| | Short-circuit | | | | 00 | |
| I _{SCP} | protection current | | | | 20 | mA |
| Thermal SI | | | l. | | | |
| T _{SD} | Thermal | Threshold Rising | | 150 | | °С |
| | shutdown | Threshold Nishing | | | | _ |
| T _{SD-HYS} Microcon | Hysteresis | | | 30 | | οС |
| F _{CLOCK} | Clock frequency | | 1 | 12 | | MHz |
| | MCU supply | | | | | |
| V_{MCU} | voltage | | | 2.5 | | V |
| ENABLE | | | | | | |
| V_{IH} | | | 1.25 | | | V |
| V_{IL} | | | | | 0.4 | V |
| | | $V_{EN} = 0V$, $V_{REG_IN} = 18V$ | -1 | | +1 | μA |
| I _{EN} | EN input current | V _{EN} = 5V, V _{REG_IN} = 18V | 6 | | 10 | μA |
| | Garront | V _{EN} = 20V, V _{REG_IN} = 18V | 45 | | 60 | μA |
| General-F | Purpose Inputs/Out | outs (GPIO) | | | | • |
| V _{IH} | Input Threshold High | Note:2 | 0.7*V _{LDO2P5V_IN} | | | V |
| V _{IL} | Input Threshold Low | | | | 0.3*V _{LDO2P5V_IN} | V |
| I _{LKG} | Input Leakage | | -1 | | +1 | μA |
| V_{OH} | Output Logic High | I _{OH} = -8mA | 4 | | | V |
| V _{OL} | Output Logic Low | I _{OL} = 8mA | | | 0.4 | V |
| RESET | | | | | | |
| V _{IH} | Input Threshold High | | 0.7*V _{LDO2P5V_IN} | | | V |
| V _{IL} | Input Threshold Low | | | | 0.3*V _{LDO2P5V_IN} | V |
| R _{PU RESET} | Internal pull-up resistance | | | 10 | | kΩ |
| SCL, SDA | (I ² C Interface) | | | | | |
| f _{SCL} | Clock Frequency | IDTP9022 as Slave | 0 | | 400 | kHz |
| t _{LOW} | Clock Low Period | | 1.3 | | | μs |
| t _{HIGH} | Clock High Period | | 0.6 | | | μs |
| | 1 | | j . | 1 | | |

Note 2: - The GPIO connected to the ADC have a max operating input voltage of 2.44V to prevent saturation of the ADC.



Table 4. Device Characteristics, Continued

 $V_{REC_OUT} = V_{BUCK5VR_IN} = V_{REG_IN} = 12V$; $\overline{EN} = LOW$; $\overline{RESET} = HIGH$, Synchronous Rectifier, LDO2P5V, LDO5V, and DC/DC Converter blocks must be operated together, unless otherwise noted. $T_A = 0$ to +85°C. Typical values are at 25°C.

| Symbol | Description | Conditions | Min | Тур | Max | Units |
|---------------------|--|-----------------------|-----|-----|-----|-------|
| t _{HD:STA} | Hold Time (Repeated) for START Condition | | 0.6 | | | μs |
| t _{SU:STA} | Set-up Time for Repeated START Condition | | 0.6 | | | μs |
| t _{HD:DAT} | Data Hold Time | | 10 | | | ns |
| t _{BUF} | Bus Free Time Between STOP and START Condition | | 1.3 | | | μs |
| Св | Capacitive Load for Each Bus Line | | | 150 | | pF |
| C _{BIN} | Input Capacitance | | | 5 | | pF |
| V _{IL} | Input Threshold Low | | | | 0.7 | V |
| V _{IH} | Input Threshold High | | 1.4 | | | V |
| I _{LKG} | Input Leakage Current | | -1 | | +1 | μΑ |
| V _{OL} | Output Logic Low | I _{OL} = 4mA | | | 0.4 | V |



TYPICAL PERFORMANCE CHARACTERISTICS

Typical Performance Characteristics: System Efficiency versus RX Output Power EN = LOW, RESET = HIGH, TA = 25°C




Figure 1. IDTP9022 input DC to Output DC total system efficiency with IDTP9035A WPC QI Transmitter.




Figure 2. IDTP9022 inverter frequency versus output current.





Figure 3. IDTP9022 Startup Waveforms, ch1=REC_OUT_ch2=LDO2P5V_ch3=RX_coil_Current ch4=BUCK5VR

PIN CONFIGURATION & DESCRIPTION

Top View



Bottom View




Figure 4. WLCSP-79, 4.095x3.898mm -9x9, 0.4 mm Pitch



PIN DESCRIPTION

Table 5. WLCSP Ball Functions by Pin Number (See Figure 4)

| PIN | NAME | TYPE | DESCRIPTION | | | |
|-----|--------------|------|--|--|--|--|
| A1 | REG_IN | I | Analog power supply input. A 1µF ceramic capacitor must be connected between this pin and ground. | | | |
| A2 | LDO2P5V | 0 | Analog/Digital supply output. Do not load with more than 7mA during startup, or more than 100mA when in regulation. A 1 μ F ceramic capacitor must be connected between the LDO2P5V pins and ground. | | | |
| A3 | LDO2P5V_IN I | | Analog power supply input. A 1µF ceramic capacitor must be connected between this | | | |
| A4 | LDO2F3V_IIV | ı | pin and ground. | | | |
| A5 | | - | No ball, internally connected. | | | |
| A6 | | | | | | |
| A7 | - PGND | | Switching regulator power ground | | | |
| A8 | FGND | - | Switching regulator power ground. | | | |
| A9 | | | | | | |
| B1 | REG_IN | I | Analog power supply input. A 1µF ceramic capacitor must be connected between this pin and ground. | | | |
| B2 | LDO5V | 0 | Analog supply output. A 1µF ceramic capacitor must be connected between this pin and ground. | | | |
| В3 | LDO2P5V | 0 | Analog/Digital supply output. Do not load with more than 7mA during startup, or more than 100mA when in regulation. A 1µF ceramic capacitor must be connected between the LDO2P5V pins and ground. | | | |
| B4 | BUCK5VR | I | Power and digital supply input. A 1µF ceramic capacitor must be connected between the BUCK5VR pins and ground. | | | |
| B5 | NC | - | Not internally connected. This pin may be connected to others to facilitate routing or to improve thermal performance. | | | |
| В6 | LV | I/O | Switching regulator switch node Connect to one of the industry's terminals | | | |
| B7 | - LX | 1/0 | Switching regulator switch node.Connect to one of the inductor's terminals. | | | |



Table 5. WLCSP Ball Functions by Pin Number (Continued, see Figure 4)

| PIN | NAME | TYPE | DESCRIPTION |
|-----|--------------|------|---|
| B8 | - LX | I/O | Switching regulator switch node.Connect to one of the inductor's terminals. |
| B9 | AGND - | | |
| C1 | AGND | - | Analog ground. |
| C2 | REFGND | - | Signal ground. Must be connected to AGND. |
| C3 | BUCK5VR_SNS | I | Switching regulator feedback. Connect to the high side of the buck converter output capacitor. |
| C4 | ISNSP_BUCK | I | Positive current sense input. |
| C5 | ISNSM_BUCK | I | Negative current sense input. |
| C6 | BST | I | Bootstrap pin for buck converter top switch gate drive supply. Connect a 47nF/50Vcapacitor between this pin and LX. |
| C7 | NC | - | Internally connected to C8. This pin may be connected to others to facilitate routing or to improve thermal performance. |
| C8 | NC | - | Internally connected to C7. This pin may be connected to others to facilitate routing or to improve thermal performance. |
| C9 | PGND | - | Power ground. |
| D1 | DGND | - | Digital ground. |
| D2 | AGND | - | Analog ground. |
| D3 | VDDIO | I | Digital I/O power supply input for SDA and SCL. Connect VDDIO to the same supply used for the I ² C pull up resistors. |
| D4 | EN | I | Chip enable, active low. LDO5V remains in regulation when chip enable is logic high. |
| D5 | NC | - | Not internally connected. This pin may be connected to others to facilitate routing or to improve thermal performance. |
| D6 | DLICKEV/D IN | ı | Cuitabian nagulatan naguna ayanlu inayat |
| D7 | BUCK5VR_IN | I | Switching regulator power supply input. |



Table 5. WLCSP Ball Functions by Pin Number (Continued, see Figure 4)

| PIN | NAME | TYPE | DESCRIPTION |
|-----|-------------------------|------|--|
| D8 | BUCK5VR_IN I GPI01 I/O | | Switching regulator power supply input. |
| D9 | | | Owitering regulator power supply input. |
| E1 | GPIO1 | I/O | General-purpose I/O pin. This pin can operate as an analog input with 12-bit resolution or as a digital I/O. |
| E2 | SDA | I/O | I ² C data. Pull this pin up to 2.5V if it's not used. |
| E3 | GPIO2 | I/O | General-purpose I/O pin. This pin is a digital I/O. |
| E4 | SCL | I | I ² C clock. Pull this pin up to 2.5V if it's not used. |
| E5 | ISNS | 0 | Current sense output signal. Connect a 47nF/50V ceramic capacitor between this pin and ground. |
| E6 | | | |
| E7 | REC_OUT | 0 | Rectified output. Connect at least a 30uF ceramic capacitor between these pins and |
| E8 | REC_OUT | | ground. |
| E9 | | | |
| F1 | GPIO3 | I/O | General-purpose I/O pin. This pin can operate as an analog input with 8-bit resolution or as a digital I/O. Connect this pin to ground through a $100 \text{k}\Omega$ resistor if it's not used. |
| F2 | GPIO4 | I/O | General-purpose I/O pin. This pin can operate as an analog input with 8-bit resolution or as a digital I/O. Connect this pin to ground through a $100k\Omega$ resistor if it's not used. |
| F3 | NC | I | No connect, internally connected. This pin must be left floating. |
| F4 | NC | I | No connect, internally connected. This pin must be left floating. |
| F5 | NC | - | Internally connected to G5 and H5. This pin may be connected to others to facilitate routing or to improve thermal performance. |
| F6 | IN D | | Positivo bridgo input |
| F7 | F7 IN_P | | Positive bridge input. |
| F8 | IN_M | I | Negative bridge input. |



Table 5. WLCSP Ball Functions by Pin Number (Continued, see Figure 4)

| PIN | NAME | TYPE | DESCRIPTION | | |
|-----|---------|------|---|--|--|
| F9 | IN_M | I | Negative bridge input. | | |
| G1 | NC | I | No connect, internally connected. This pin must be left floating. | | |
| G2 | RESET | I | Chip reset, active low. This pin has an internal $10k\Omega$ pull-up to 5V. | | |
| G3 | DGND | - | Digital ground. | | |
| G4 | LDO2P5V | I | LDO2P5V output sense. Connect to the top of the LDO2P5V output capacitor. | | |
| G5 | NC | - | Internally connected to F5 and H5. This pin may be connected to others to facilitate routing or to improve thermal performance. | | |
| G6 | IN_P | I | Positive bridge input. | | |
| G7 | BST_P | I | Rectifier positive bootstrap capacitor. Connect a 47nF/50V ceramic capacitor between this pin and IN_P. | | |
| G8 | BST_M | I | Rectifier negative bootstrap capacitor. Connect a 47nF/50V ceramic capacitor between this pin and IN_M. | | |
| G9 | IN_M | I | Negative bridge input. | | |
| H1 | | | | | |
| H2 | PGND | | A.C. Modulation and Clamp payer ground | | |
| Н3 | PGND | - | AC Modulation and Clamp power ground. | | |
| H4 | | | | | |
| H5 | NC | - | Internally connected to F5 and G5. This pin may be connected to others to facilitate routing or to improve thermal performance. | | |
| H6 | IN D | ı | Decitive beiden innut | | |
| H7 | IN_P | I | Positive bridge input. | | |
| H8 | INI M | ı | Negative bridge input | | |
| H9 | IN_M | ' | Negative bridge input. | | |



Table 5. WLCSP Ball Functions by Pin Number (Continued, see Figure 4)

| PIN | NAME | TYPE | DESCRIPTION |
|-----|--------|------|------------------------------------|
| J1 | ACM_P | I | AC modulation input, positive end. |
| J2 | ACM_M | I | AC modulation input, negative end. |
| J3 | ZREF_M | I | AC clamp, positive end. |
| J4 | ZREF_P | I | AC clamp, negative end. |
| J5 | | - | No ball, internally connected. |
| J6 | | | |
| J7 | PGND | | Postifier never ground |
| J8 | FGND | - | Rectifier power ground. |
| J9 | | | |



SIMPLIFIED BLOCK DIAGRAM




Figure 5. IC Internal Block Diagram



Description of the Wireless Power Charging System

A wireless power charging system has a base station with one or more transmitters that make power available via DC-to-AC inverter(s) and transmit the power over a strongly-coupled inductor pair to a receiver in a mobile device. A WPC¹ transmitter may be a *free-positioning* or *magnetically-guided* type. A *free-positioning* type of transmitter has an array of coils that gives limited spatial freedom to the end-user, whereas a *magnetically-guided* type of transmitter helps the end-user align the receiver to the transmitter with a magnetic attraction.

The amount of power transferred to the mobile device is controlled by the receiver. The receiver sends communication packets to the transmitter to increase power, decrease power, or maintain the power level. The communication is purely digital, and communication 1's and 0's ride on top of the power link that exists between the two coils.

A large part of the efficiency of the wireless charging system arises from the fact that when it's not actually charging a mobile device, the transmitter is in a very-low-power sleep mode. Until the transmitter detects the presence of a receiver, it remains in a low-power state.

Theory of Operation

The IDTP9022 is a highly-integrated wireless power receiver IC solution for mobile devices. It can transfer up to 5W of power in WPC Qi mode from a wireless transmitter to a load (e.g., a battery charger) using near-field magnetic induction.

Note 1 - Refer to the WPC specification at http://www.wirelesspowerconsortium.com/ for the most current information

OVERVIEW

The simplified block diagram of the IDTP9022 is shown in Figure 5. An external inductor and two capacitors transfer energy from the transmitter's coil through the IDTP9022's IN M and IN P pins to be full-wave-rectified and stored on a capacitor connected to REC OUT. Until the voltage across the capacitor exceeds the threshold of the VIN UVLO block, the rectification is performed by the body diodes of the Synchronous Full Bridge Rectifier FETs. After the internal biasing circuit is enabled, the SFBR Control and Drivers block operates the MOSFET switches in the rectifier for increased efficiency. An internal ADC monitors the voltage at REC OUT and the load current, and the IDTP9022 sends instructions to the wireless power transmitter to increase or decrease the amount of power transferred or to terminate power transmission. The voltages at the outputs of the voltage regulators and the internal temperature are also monitored to ensure proper operation.

STARTUP

When the voltage at REC_OUT exceeds the Under-Voltage Lock-Out threshold with EN at a logic low, the Enable Sequence block is activated, enabling the internal biasing circuitry. When the 5V LDO and the reference voltage are ready, the 2.5V LDO is enabled and power is supplied to the Micro-Controller Unit, the Analog-to-Digital-Converter, the Synchronous Full-Bridge Rectifier, and related circuitry.

EXTERNAL CHIP RESET and EN

The IDTP9022 can be externally reset by pulling the $\overline{\text{RESET}}$ pin to a logic LOW below the V_{IL} level. The $\overline{\text{RESET}}$ pin is a dedicated active-LOW digital input, and its effect is similar to the power-up reset function. Because of the internal low-voltage monitoring scheme, the use of the external $\overline{\text{RESET}}$ pin is not mandatory, the $\overline{\text{RESET}}$ pin has an internal $10\text{k}\Omega$ pull-up to 5V. A manual external reset scheme can be added by connecting 5V to the $\overline{\text{RESET}}$ pin through a simple switch. When $\overline{\text{RESET}}$ is LOW, the microcontroller's registers are set to the default configuration. When the $\overline{\text{RESET}}$ pin is released to a HIGH, the microcontroller starts executing the code from the internal ROM or the optional external EEPROM.

If the particular application requires the IDTP9022 to be disabled, this can be accomplished with the $\overline{\text{EN}}$ pin. When the $\overline{\text{EN}}$ pin is pulled high, either through the internal $10\text{k}\Omega$ pullup to 5V or externally, the device is suspended and



placed in low current (sleep) mode. If pulled low, the device is active.

The current into EN is approximately

$$I_{\overline{EN}} = \frac{V_{\overline{EN}} - 2V}{300k\Omega}$$

for input voltages between V_{IN} and +2V, and close to zero if $V(\overline{EN})$ is less than 2V.

RECTIFIER and VREC CLAMP

When the 5V and 2.5V UVLOs have been released, the full-bridge rectifier switches to synchronous mode to more efficiently transfer energy from the transmitter to the load at REC_OUT. VSNSREC monitors the REC_OUT voltage. If the voltage at REC_OUT exceeds $V_{\rm RECT_CL},$ the VREC_CLAMP turns on two internal FETs to connect IN_P and IN_M to ground through external capacitors, shunting current from the secondary coil away from the IDTP9022. The clamp is released when the voltage at REC_OUT falls below the $V_{\rm RECT_CL}$ hysteresis level. REC_OUT must not be directly loaded.

DC/DC CONVERTER

The 5V buck switching regulator is turned on shortly after the 2.5V LDO is activated, operating at 3MHz with internal power FETs and regulating the voltage at BUCK5VR to 5V. When the buck switcher reaches regulation, it provides power to the IDTP9022's internal circuitry and the external load.

LDOs

In addition to the 5V buck switching regulator, the IDTP9022 has two low-drop-out linear regulators to power internal circuitry. Avoid injecting noise into the LDO output pins, as these pins power sensitive circuitry in the device.

POWER CONTROL

The voltage at REC_OUT and the current through the rectifier are sampled periodically by the VSNSREC and ISNSREC blocks, and digitized by the ADC. The digital equivalents of the voltage and current are supplied to the MCU, which decides whether the loading conditions on REC_OUT indicate that a change in the operating point is required. If the load is heavy enough to bring the voltage at REC_OUT below its target, the transmitter is instructed to move its frequency lower, closer to resonance. If the voltage at REC_OUT is higher than its target, the transmitter is instructed to increase its frequency.

MODULATION/COMMUNICATION

In a WPC application, receiver-to-transmitter communication is accomplished by modulating the load seen by the receiver's inductor. To the transmitter, this appears as an impedance change which results in measurable variations of the transmitter's output waveform. The communication protocols are covered in the documentation from the WPC.

The firmware for the IDTP9022 is stored in internal ROM, so the receiver needs no additional programming or external bootloader. Custom firmware can be supplied by IDT to meet special requirements. The special firmware can be loaded onto an external EEPROM and read by the IDTP9022's MCU via the I²C interface.

I²C COMMUNICATION

The IDTP9022 includes an I²C block which can support either I²C Master or I²C Slave operation. After power-on-reset (POR), the IDTP9022 will initially become I²C Master for the purpose of uploading firmware from an external memory device, such as an EEPROM. In some configurations, the I²C master is disabled. The I²C Master mode on the IDTP9022 does not support multi-master mode, and it is important for system designers to avoid any bus master conflict until the IDTP9022 has finished any firmware uploading and has released control of the bus as I²C Master.

After any firmware uploading from external memory is complete, and when the IDTP9022 begins normal operation, the IDTP9022 is normally configured by the firmware to be exclusively in I²C Slave mode.

EEPROM

The IDTP9022 could use an external EEPROM which contains either standard or custom TX firmware. The external EEPROM memory chip is pre-programmed with a standard start-up program that is automatically loaded when the voltage on REC_OUT is high enough to enable the IDTP9022's MCU. The IDTP9022 uses I²C slave address 0x50 to access the EEPROM. The IDTP9022 slave address is 0x39. The EEPROM can be reprogrammed to update the start-up program using the IDT Windows GUI (see the IDTP9022 Demo Board User Manual for complete details). The IC will look initially for an external EEPROM and use the firmware built into the IC ROM if no external memory device is found. A serial 8Kbyte (8Kx8 64Kbits) external EEPROM is sufficient.



The IDTP9022 has default firmware in internal ROM. If the standard default/built-in firmware is not suitable for the application, custom ROM options are possible (see ordering information last page). Please contact IDT sales for more information. IDT will provide the appropriate image in the format best suited to the application.

OSCILLATOR

An internal RC oscillator generates the frequencies at which the MCU, ADC, and buck switching regulator operate.

FOREIGN OBJECT DETECTION (FOD)

In addition to over-temperature protection, the IDTP9022 employs a proprietary FOD technique which detects foreign objects placed on the base station. The FOD algorithm is multi-layered and may issue warnings and/or change device operation depending on the severity of the warning.

FOD is an optional feature that is not included in the standard firmware. Please contact IDT to incorporate this feature into a specific product, indicating volume and business case.



SIMPLIFIED APPLICATION DIAGRAMS




Figure 6. IDTP9022 Simplified Typical Application Circuit



SIMPLIFIED SYSTEM DIAGRAM




Figure 7. Simplified Typical System Application Circuit



DETAILED SYSTEM DIAGRAM




Figure 8. IDTP9022 WPC Application Schematic

IDTP9022 CSP WPC "Qi" DEMO PCB V1.1




Figure 9a. Left Side of IDTP9022 WPC Application Schematic






Figure 10b. Right Side of IDTP9022 Preliminary WPC Application Schematic



Components Selection

Table 6. Component List

| Item | Quantity | Description | Reference | Part Number | Value | Footprint |
|------|----------|---|--|----------------------|---------------|------------------|
| 1 | 3 | CAP 10U00 MLC X5R 10V0 M 0402 | C1,C3,C26 | CL05A106MP5NUNC | 10 | 402 |
| 2 | 1 | CAP 1U000 MLC 6V3 0201 | C2 | C0603X5R0J105M030BC | 1 | 201 |
| 3 | 3 | CAP 1U000 MLC X5R 10V0 0201 | C4,C6,C46 | CL03A105MP3NSNC | 1 | 201 |
| 4 | 2 | CAP 0U220 MLC X5R 16V0 K 0201 | C5,C8 | C0603X5R1E224K030BC | 0.22 | 201 |
| 5 | 6 | CAP 10U00 MLC X5R 25V0 M 0603 0.9MM | C7,C10,C43,C44,C45,C48 | GRM188R61E106MA73 | 10 | 603 |
| 6 | 2 | CAP 0U047 MLC X5R 25V0 0201 | C9,C12 | C0603X5R1E473K030BB | 0.047 | 201 |
| 7 | 1 | CAP 1U000 MLC 25V0 K 0402 | C13 | TMK105BJ105MV-F | 1 | 402 |
| 8 | 2 | CAP 0U022 MLC X7R 50V0 K 0402 | C14,C20 | CGJ2B3X7R1H223K050BB | 0.022 | 402 |
| 9 | 2 | CAP 0U047 MLC X7R 50V0 K 0402 | C15,C16 | CGA2B3X7R1H473K050BD | 0.047 | 402 |
| 10 | 2 | CAP 0U330 MLC X5R 50V0 K 0603 | C17,C21 | C1608X5R1H334K | 0.33 | 603 |
| 11 | 2 | CAP CER 0.082UF 50V 10% X7R 0603 | C28 | C0603C823K5RACTU | 0.082 | 603 |
| 12 | 1 | CAP 2200pF MLC X7R 50V0 K 0402 | C29 | C1005X7R1H222K050BA | 2200PF | 402 |
| 13 | 1 | CAP 2200pF MLC X7R 50V0 K 0402 | C30 | C1005X7R1H222K050BA | NP | 402 |
| 14 | 1 | CAP 0U068 MLC X7R 50V0 K 0603 | C31, C32 | C1608X7R1H683K | 0.068 | 603 |
| 15 | 4 | CAP 0U100 MLC X5R 25V0 0201 | C39,C41,C42,C47 | C0603X5R1E104K030BB | 0.1 | 201 |
| 16 | 1 | CAP 0U220 MLC X5R 16V0 K 0201 | C49 | C0603X5R1E224K030BC | NP | 201 |
| 17 | 1 | CAP 0U047 MLC X7R 50V0 K 0402 | C50 | CGA2B3X7R1H473K050BD | NP | 402 |
| 18 | 3 | DIODE SCHOTTKY 40V 1A 2DSN | D3,D11,D13 | NSR10F40NXT5G | NSR10F40 | 2-DSN (1.4x0.6) |
| 19 | 1 | DIO SKY 60V0 1A00 2-SMD | D9 | DFLS160-7 | DFLS160-7 | DFLS160 |
| 20 | 10 | TEST POINT, 0.05ID LOOP, WHT BASE | GPIO1,GPIO2,GPIO3,GPIO4,SDA, SCL,RESET,ISNSP_BUCK,ISNSM_B UCK,EN | 5002 | WHT | 80-40pth |
| 21 | 6 | TEST POINT, 0.05ID LOOP, WHT BASE | GND1,GND2,GND3,GND4,GND5, GND | 5001 | WHT | 80-40pth |
| 22 | 7 | TEST POINT, 0.05ID LOOP, WHT BASE | LDO5V,LDO2P5V_OUT,LDO2P5V_ IN,VDDIO,REG IN,IN P,IN M | 5000 | WHT | 80-40pth |
| 23 | 2 | CON 001 F ST OTH PC NLK SRW 000 TST PNT | J5,J6 | S1751-46R | 1P | SMT3-65X2-05 |
| 24 | 1 | IND 1U00 2A70 0R06 2520 2.5X2.0X1.0MM | L1 | DFE252010C-1R0M | 1uH | IND TOKO 2P5X2 |
| 25 | 1 | CON 010 M ST HDR PC NLK DRW 100 9.86MM | P1 | 5103308-1 | 10P | HEADER10P2Rlatch |
| 26 | 1 | NP | Q2 | NP | NP | NP |
| 27 | 1 | THM 100K 25C 0W63 K 0402 NTC 4308 K | RT7 | 91700011 | NP | JUMPER2PIN01IN |
| | _ | 760308201 | | | | |
| 28 | 1 | WR-483250-15M2-G | RX1 | COIL_9022 | 10uH | COIL_9022 |
| 29 | 1 | RES, .033 1/3W 5% | R1 | UCR10EVHJSR033 | 0.033 | 805 |
| 30 | 2 | RES 1K00 0W10 F 0201 | R2,R3 | ERJ-1GEF1001C | 1K | 201 |
| 31 | 1 | RES 40K2 0W10 F 0402 | R6 | ERJ-1GEJ103C | 10K | 201 |
| 32 | 2 | RES 100K 0W20 0201 | R43,R84 | ERJ-1GEJ104C | 100K | 201 |
| 33 | 2 | RES 10K0 0W05 F 0201 | R44, R89 | NP | NP | NP |
| 34 | 1 | NP | R47 | NP | NP | NP |
| 35 | 4 | RES 10K OHM 1/10W 5% 0402 SMD | R64,R66,R67,R88 | ERJ-2GEJ103X | 10K | 402 |
| 36 | 3 | RES 10K0 0W10 F 0402 | R65,R68,R69 | ERJ-2GEJ103X | NP | 402 |
| 37 | 2 | RES 2K2 0W10 F 0402 | R78,R79 | ERJ-2GEJ222X | 2.2K | 402 |
| 38 | 1 | RES 15K0 0W20 F 0201 THKF 100PPM/C | R85 | ERJ-1GEF1502C | 15K | 201 |
| 39 | 1 | RES 0 0W10 F 0603 | R86 | MCT06030Z0000ZP500 | 0 | 603 |
| 40 | 1 | RES 10K OHM 1/20W 5% 0201 SMD | R87 | ERJ-1GEJ103C | 10K | 201 |
| 41 | 1 | NP | R90 | NP | NP | NP |
| 42 | 1 | RES 10K OHM 1/20W 5% 0201 SMD | R91 | ERJ-1GEJ103C | NP | 201 |
| 43 | 3 | RES 2.2 OHM 1/10W 5% 0402 SMD | R92,R93,R94 | ERJ-2GEJ2R2X | 2.2 | 402 |
| 44 | 1 | NP | R95 | NP | NP | NP |
| 45 | 1 | IC CTR BGA-79 WIRELESS RCVR IDTP9022 | U1 | P9022 | IDTP9022 | BGA IDTP9022 CSP |
| 46 | 1 | IC MEM TDFN08 64KBYTE EEPROM 400KHZ I2C | U3 | 24AA64T-I/MNY | 24AA64T-I/MNY | TDFN08 |
| | | | 1 | | | 0 |



FUNCTIONAL DESCRIPTION

The IDTP9022 is a highly-integrated single-chip receiver-side WPC 'Qi' compliant solution. It can deliver up to 5W to the external load through a high-efficiency synchronous buck converter. Incoming AC power from the resonant tank is conditioned and rectified through a full-wave synchronous rectifier and regulated down to 5V for delivery to the system as shown below:




Figure 11. Wireless power delivery to the load

MODULATION

The IDTP9022 is compatible with all WPC-recommended coils: RX-A,B,C,D. Each receiver coil type has a unique inductance value. As such, a unique resonant capacitor is used for a given type of receiver coil. Additionally, each receiver type has a unique modulation capacitor, C_{MOD} , as shown below:




Figure 12. Modulation components

Consult the factory for assistance with configuring a system with a specific coil type.

COMMUNICATION

The IDTP9022 communicates with the base via communication packets, which follow different protocols between the WPC. For further information on receiver-to-transmitter communication, refer to the WPC website.

SYSTEM FEEDBACK CONTROL

The IDTP9022 is fully compatible with WPC specification Rev. 1.1, and has all necessary circuitry to communicate with the base station via WPC-compliant communication packets.

The wireless power delivery system comprising the transmitter and receiver (e.g., IDTP9030 and IDTP9022) goes through phases of discovery, identification, sustained power transfer, and end-of-power-delivery, all contingent upon successful communication from the receiver to the transmitter. If communication is lost (for example, the wireless device is removed from the charging pad), the transmitter terminates power transfer.

OVER-VOLTAGE/TEMPERATURE PROTECTION

If the voltage at REC_OUT exceeds $V_{\text{RECT_CL}}$, the VREC_CLAMP turns on two internal FETs to connect IN_P and IN_M to ground through external capacitors, shunting current from the secondary coil away from the IDTP9022. The clamp is released when the voltage at REC_OUT falls below the $V_{\text{RECT_CL}}$ hysteresis level. REC_OUT must not be directly loaded.

The internal temperature is monitored, and the IDTP9022 is temporarily deactivated if the temperature exceeds approximately 150°C and reactivated when the temperature falls below 120°C.



APPLICATIONS INFORMATION

EXTERNAL COMPONENTS

The IDTP9022 requires a minimum number of external components for proper operation, as indicated in Figure 8 and Table 6.

GPIO and ADC CONSIDERATIONS

GPIO1, GPIO3, and GPIO4 are connected internally to a successive-approximation ADC via a multiplexed input. GPIO1 maintains the full 12 bit resolution while GPIO3 and GPIO4 are limited to 8 bits.

The GPIO pins that are connected to the ADC have limited input range, so attention should be paid to the maximum input voltages (2.44V). Decoupling capacitors can be added to minimize noise.

GPIO2 is a digital I/O.

BUCK CONVERTER

- The input capacitors (C_{IN}) should be connected as close to the BUCK5VR_IN and PGND pins as practical.
- The output capacitor (C_{OUT}) should be connected as close to the PGND pin as possible to minimize switching ripple caused by ground potential differences.
- The high-side gate bootstrap pin requires a small capacitor to pull the DC-DC regulator's HS gate voltage higher than the input voltage level. Connect a 47nF bootstrap capacitor rated above 35V between the BST pin and the LX pin.
- The output-sense connection to the feedback pins should be separated from any power trace. Connect the output-sense trace as close as possible to the load point to avoid additional load regulation errors.
- The power traces, including GND traces, the LX or BUCK5VR traces should be kept short, direct and wide to reduce parasitic resistance that could affect performance. The inductor connection to the LX and BUCK5VR pins should be as short as possible to reduce the magnetic loop. Use several via pads when routing between layers.

LDOs

Input Capacitor

The input capacitors should be located as close as possible to the power pins, LDO2P5V_IN and REG_IN, and ground (GND). Ceramic capacitors are recommended for their lower ESR and small profile. See Table 6 for voltage ratings.

Output Capacitor

For proper load voltage regulation and operational stability, a capacitor is required on the output of each LDO (LDO2P5V and LDO5V). The output capacitor connection to the ground pin (PGND) should be made as short as practical for maximum device performance. Since the LDOs have been designed to function with very low ESR capacitors, a ceramic capacitor is recommended for best performance.

PCB LAYOUT CONSIDERATIONS

- For optimum device performance and lowest output phase noise, the following guidelines should be observed. Please contact IDT Inc. for Gerber files that contain the recommended board layout and Application Note #811 which contains additional layout guidelines.
- As with all switching power supplies, especially those providing high current at high switching frequencies, layout is an important design step. If layout is not carefully done, the regulator could show instability as well as generate EMI problems. Therefore, use wide and short traces for high current paths.
- An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers. Other signal traces should be routed away from the IDTP9022. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device
- Layout and PCB design have a significant influence on the power dissipation capabilities of power management ICs because the surface mount packages used with these devices rely heavily on thermally conductive traces or pads to transfer heat away from the package. Appropriate PC layout techniques should be used to remove the heat due to device power dissipation.



- The following general guidelines will be helpful in designing a board layout for lowest thermal resistance:
 - PC board traces with large cross-sectional areas remove more heat. For optimum results, use large-area PCB patterns with wide copper traces, placed on the uppermost side of the PCB.
 - In cases where maximum heat dissipation is required, use double-sided copper planes connected with multiple vias.
 - Thermal vias are needed to provide a thermal path to inner and/or bottom layers of the PCB to remove the heat generated by device power dissipation.

POWER DISSIPATION and THERMAL REQUIREMENTS

The IDTP9022 is offered in a WLCSP package, the maximum power dissipation of which is determined by the number of thermal vias between the package and the printed circuit board. The maximum power dissipation of the package is defined by the die's specified maximum operating junction temperature, T_J, of 125°C. The junction temperature rises when the heat generated by the device's power dissipation goes through the package thermal resistance. The WLCSP package has a typical OJA of 45°C/W with 14 thermal vias and 66°C/W with no thermal vias. Clearly, maximizing the thermal vias is highly recommended. The techniques as noted in the PCB layout section must be followed when designing the printed circuit board layout, as well as the placement of the IDTP9022 IC package in proximity to other heatgenerating devices in a given application design. The ambient temperature around the power IC will also have an effect on the thermal limits of an application. The main factors influencing Θ_{JA} (in the order of decreasing influence) are PCB characteristics, thermal vias, and internal package construction. Board designers should keep in mind that the package thermal metric Θ_{IA} is impacted by the characteristics of the PCB itself upon which the IC is mounted. For example, in a still-air environment, as is often the case, a significant amount of the heat generated (~85%) is absorbed by the PCB. Changing the design or configuration of the PCB changes the overall thermal resistivity and, thus, the board's heatsinking efficiency.

The use of integrated circuits in low-profile and fine-pitch surface-mount packages requires special attention to power dissipation. Many system-dependant issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components, affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:

- Improving the power dissipation capability of the PCB design
- 2. Improving the thermal coupling of the component to the PCB
- 3. Introducing airflow into the system

First, the maximum power dissipation for a given situation should be calculated:

 $P_{D(MAX)} = (T_{J(MAX)} - T_A)/\theta_{JA}$

In which

P_{D(MAX)} = Maximum Power Dissipation

 θ_{JA} = Package Thermal Resistance (°C/W)

T_{J(MAX)} = Maximum Device Junction Temperature (°C)

T_A = Ambient Temperature (°C)

The maximum recommended junction temperature $(T_{J(MAX)})$ for the IDTP9022 device is 125°C. For the WLCSP package, the maximum recommended power dissipation is:

 $P_{D(Max)} = (125^{\circ}C - 85^{\circ}C) / 45^{\circ}C/W \cong 0.9 \text{ Watt}$

THERMAL OVERLOAD PROTECTION

The IDTP9022 integrates thermal overload shutdown circuitry to prevent damage resulting from excessive thermal stress that may be encountered under fault conditions. This circuitry will shut down or reset the device if the die temperature exceeds 150°C. To allow the maximum load current on each regulator and the synchronous rectifier, and to prevent thermal overload, it is important to ensure that the heat generated by the IDTP9022 is dissipated into the PCB. All the available WLCSP balls (pins) must be soldered to the PCB. NC pins that are indicated as "Not Internally Connected" should be soldered to the PCB ground plane to improve thermal performance with multiple vias exiting the bottom side of the PCB.



Package Outline Drawing




Figure 13. WLCSP-79, 0.4mm pitch POD



ORDERING GUIDE

Table Ordering Summary

| PART NUMBER | MARKING | PACKAGE | AMBIENT TEMP. RANGE | SHIPPING CARRIER |
|---------------|--------------|---------|---------------------|------------------|
| P9022-x*AHGI8 | P9022-x*AHGI | WLCSP | 0°C to +85°C | Tape and reel |

^{*}Note – this field is a custom value that is specific to each customer. Please contact your local sales team for your particular value for this field.

Revision 1.0.1 27

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.