

R1Q6A7236ABG R1Q6A7218ABG

72-Mbit DDRII SRAM Separate I/O 2-word Burst

R10DS0179EJ0011 Rev. 0.11 2013.01.15

Description

The R1Q6A7236 is a 2,097,152-word by 36-bit and the R1Q6A7218 is a 4,194,304-word by 18-bit synchronous double data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell. It integrates unique synchronous peripheral circuitry and a burst counter. All input registers are controlled by an input clock pair (K and /K) and are latched on the positive edge of K and /K. These products are suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration. These products are packaged in 165-pin plastic FBGA package.

Features

- Power Supply
 - 1.8 V for core (V_{DD}), 1.4 V to V_{DD} for I/O (V_{DDO})
- Clock
 - Fast clock cycle time for high bandwidth
 - Two input clocks (K and /K) for precise DDR timing at clock rising edges only
 - Two input clocks for output data (C and /C) to minimize clock skew and flight time mismatches
 - Two output echo clocks (CQ and /CQ) simplify data capture in high-speed systems
 - Clock-stop capability with µs restart
- I/O
 - Separate independent read and write data ports
 - DDR read or write operation initiated each cycle
 - HSTL I/O
 - User programmable output impedance
 - DLL/PLL circuitry for wide output data valid window and future frequency scaling
- Function
 - Two-tick burst for low DDR transaction size
 - Internally self-timed write control
 - Simple control logic for easy depth expansion
 - JTAG 1149.1 compatible test access port
- Package
 - 165 FBGA package (15 x 17 x 1.4 mm)
- Notes: 1. QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress Semiconductor, IDT, Samsung, and Renesas Electronics Corp. (QDR Co-Development Team)
 - 2. The specifications of this device are subject to change without notice. Please contact your nearest Renesas Electronics Sales Office regarding specifications.
 - 3. Refer to

"http://www.renesas.com/products/memory/fast_sram/qdr_sram/index.jsp"

- for the latest and detailed information.
- 4. Descriptions about x9 parts in this datasheet are just for reference.



Part Number Definition

| Column No. | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | - | 12 | 13 | 14 | 15 | 16 |
|------------|-------|-------|--------|-------|----------|--------|---------|--------|-------|--------|-------|--------|------|-------|-------|-------|--------|--------|
| Example | R | 1 | Q | 6 | Α | 7 | 2 | 1 | 8 | Α | В | G | - | 3 | 0 | R | В | 0 |
| Example | The a | above | part n | umbei | r is jus | t exar | nple fo | or 72N | 1 DDR | II SIO | B2 x1 | 18 333 | MHz, | 15x17 | 'mm F | KG, F | b-free | ⊧part. |

| No. | - | Comments | No. | - | Comments | No. | - | Comments |
|--------|----|--|----------------|-----------------------|--------------------|-------|------------------------------|---|
| 0-1 | R1 | Renesas Memory Prefix | 4 | A | Vdd = 1.8 V | | 60 | Frequency = 167MHzFrequency = 200MHzFrequency = 250MHzFrequency = 275MHzFrequency = 300MHzFrequency = 375MHzFrequency = 375MHzFrequency = 400MHzFrequency = 450MHzFrequency = 500MHzFrequency = 500MHzFrequency = 500MHzCommercial temp.Ta range = 0° C to 70° CIndustrial temp.Ta range = -40° C to 85° CPb and TrayPb-free and TrayPb-free and Tape&ReelPb-free and Tape&ReelRenesas internal use |
| | Q2 | QDR II B2 ^[*1] (L15) ^[*2] | | 36 | Density = 36Mb | | 50 | |
| | Q3 | QDR II B4 (L15) | 5-6 | 72 | Density = 72Mb | | 40 | Frequency = 250MHz |
| | Q4 | DDR B2 (L15) | 5-6 | 44 | Density = 144Mb | | 36 | |
| | Q5 | DDR II B4 (L15) | | 88 | Density = 288Mb | | 33 | Frequency = 300MHz |
| | Q6 | DDR B2 SIO ^[*3] (L15) | | 09 | Data width = 9bit | 12-13 | 30 | Frequency = 333MHz |
| | QA | QDR II+ B4 L25 ^[*2] | 7-8 | 18 | Data width = 18bit | 12-13 | 27 | Frequency = 375MHz |
| | QB | DDR II+ B2 L25 | | 36 | Data width = 36bit | | 25 | Frequency = 400MHz |
| | QC | DDR II+ B4 L25 | | R | 1st Generation | | 22 | Frequency = 450MHz |
| | QD | QDR II+ B4 L25 w/ODT ^[*4] | | Α | 2nd Generation | | 20 | Frequency = 500MHz |
| | QE | DDR II+ B2 L25 w/ODT | | В | 3rd Generation | | 19 | Frequency = 533MHz |
| 2-3 | QF | DDR II+ B4 L25 w/ODT | 9 | С | 4th Generation | | 18 | Frequency = 550MHz |
| | QG | QDR II+ B4 L20 | | D | 5th Generation | | R | Commercial temp. |
| | QH | DDR II+ B2 L20 | | E | 6th Generation | 14 | ĸ | Ta range = 0°C to 70°C |
| | QJ | DDR II+ B4 L20 | | F | 7th Generation | 14 | 1 | Industrial temp. |
| | QK | QDR II+ B4 L20 w/ODT | 10-11 | BG | PKG= BGA 15x17 mm | 1 | | Ta range = -40℃ to 85℃ |
| | QL | DDR II+ B2 L20 w/ODT | 10-11 | BB | PKG= BGA 13x15 mm | | A | Pb and Tray |
| | QM | DDR II+ B4 L20 w/ODT | | | | 15 | В | Pb-free and Tray |
| | QN | QDR II+ B2 L20 | | | | 15 | Т | Pb and Tape&Reel |
| | QP | QDR II+ B2 L20 w/ODT | | | | | S | Pb-free and Tape&Reel |
| | - | - | | | | 16 | 0 to 9, A to Z or None | Renesas internal use |
| Note1: | | [*1] B=Burst length (B2: Burst length [*2] L=Read Latency (L15: Read Lat [*3] SIO=Separate I/O [*4] ODT=On die termination | , | 0 | , |) | | |
| Note2: | | Package Marking Name Pb parts: Marking Name = Part Nu Pb-free parts: Marking Name = Pa (Example) R1QAA4436RBG-20R R1QAA4436RBG-20R | rt Number(| (0-14) + "F Pb par | ts | | | |
| Note3: | | Pb : RoHS Compliance Level = Pb-free: RoHS Compliance Level = | | | | | | |
| Note4: | | R1Q*A series support both "Commo by "Industrial" temperature parts. | ercial" and | "Industria | l" temperatures | | | |
| | | | | | | | | |



72M QDR/DDR SRAM (R1Q*A72 Series) Lineup

- Renesas supports or plans to support the parts listed below.

| - | | | | | | | | | QI | DR II+ | | 11+ | | ر د | DR II | DDR | |
|----|-----------------|-----------------|--------------------|--------------|-------------------|-----------------------|-------|-------|------|--------|------|------|------|--------|-------|------|------|
| | e uct | st Jth | lcy le) | ⊢ | i n | Frequency (m (MHz) | - | 533 | 500 | 450 | 400 | 375 | 333 | 333 | 300 | 250 | 200 |
| No | Product Type | Burst Length | Latency (Cycle) | ODT | Organi- zation | Cycle Time (n (ns) | nin) | 1.875 | 2.00 | 2.22 | 2.50 | 2.66 | 3.00 | 3.00 | 3.30 | 4.00 | 5.00 |
| | | | | | | Part Number 🖡 | уу → | -19 | -20 | -22 | -25 | -27 | -30 | -30 | -33 | -40 | -50 |
| 1 | | | | | x 9 | R1Q 2 A72 09 A B | v- yy | | | | | | | | | -40 | -50 |
| 2 | | B2 | | | x18 | R1Q 2 A72 18 A B | v- уу | | | | | | | | | -40 | -50 |
| 3 | QDRII | | | | | R1Q 2 A72 36 A B | | | | | | | | | | -40 | -50 |
| 5 | | В4 | | | | R1Q 3 A72 18 A B | | | | | | | | -30 | -33 | -40 | |
| 6 | | D4 | | | | R1Q 3 A72 36 A B | | | | | | | | -30 | -33 | -40 | |
| 8 | | B2 | 1.5 | ° | | R1Q 4 A72 18 A B | | | | | | | | -30 | -33 | -40 | |
| 9 | DDRII | DZ | | | | R1Q 4 A72 36 A B | | | | | | | | -30 | -55 | -40 | |
| 11 | | B4 | | | x18 | R1Q 5 A72 18 A B | v- yy | | | | | | | -30 | -33 | -40 | |
| 12 | | 54 | | | | R1Q 5 A72 36 A B | | | | | | | | -30 | -55 | -40 | |
| 14 | DDRII | B2 | | | | R1Q 6 A72 18 A B | | | | | | | | -30 | -33 | -40 | |
| 15 | SIO | DZ | | | | R1Q 6 A72 36 A B | | | | | | | | -50 | -55 | -40 | |
| 17 | QDRII+ | B4 | | | x18 | R1Q A A72 18 A B | v- yy | -19 | -20 | -22 | | | | | | | |
| 18 | QUNIT | 54 | | | | R1Q A A72 36 A B | | -13 | -20 | -22 | | | | | | | |
| 20 | | B2 | 2.5 | Ŷ | | R1Q B A72 18 A B | | -19 | -20 | -22 | | | | | | | |
| 21 | DDRII+ | DZ | 3 | z | | R1Q B A72 36 A B | | -13 | -20 | -22 | | | | | | | |
| 23 | DDIXIII | B4 | | | | R1Q C A72 18 A B | | -19 | -20 | -22 | | | | | | | |
| 24 | | DŦ | | | | R1Q C A72 36 A B | | -13 | -20 | -22 | | | | | | | |
| 26 | QDRII+ | B4 | | | | R1Q D A72 18 A B | | -19 | -20 | -22 | | | | | | | |
| 27 | QUINIT | DŦ | | | | R1Q D A72 36 A B | | -13 | -20 | -22 | | | | | | | |
| 29 | | B2 | 2.5 | Yes | | R1Q E A72 18 A B | | -19 | -20 | -22 | | | | | | | |
| 30 | DDRII+ | 52 | 5 | × | | R1Q E A72 36 A B | | -15 | -20 | -22 | | | | | | | |
| 32 | DD I(II) | B4 | | | | R1Q F A72 18 A B | | -19 | -20 | -22 | | | | | | | |
| 33 | | 54 | | | | R1Q F A72 36 A B | | -15 | -20 | -22 | | | | | | | |
| 35 | QDRII+ | B4 | | | | R1Q G A72 18 A B | | | | | -25 | | | | | | |
| 36 | QUINIT | | | | | R1Q G A72 36 A B | | | | | -23 | | | | | | |
| 38 | | B2 | 2.0 | Ŷ | | R1Q H A72 18 A B | | | | | -25 | | | | | | |
| 39 | DDRII+ | 02 | 5 | z | | R1Q H A72 36 A B | | | | | -23 | | | | | | |
| 41 | DDI(II) | B4 | | | | R1Q J A72 18 A B | | | | | -25 | | | | | | |
| 42 | | 54 | | | x36 | R1Q J A72 36 A B | v- yy | | | | -23 | | | | | | |
| 44 | QDRII+ | B4 | | | | R1Q K A72 18 A B | | | | | -25 | | | | | | |
| 45 | QDI III | | | | | R1Q K A72 36 A B | | | | | -23 | | | | | | |
| 47 | | B2 | 2.0 | Yes | | R1Q L A72 18 A B | | | | | -25 | | | | | | |
| 48 | DDRII+ | 52 | 2 | \mathbf{F} | | R1Q L A72 36 A B | | | | | | | | | | | |
| 50 | 55.017 | B4 | | | x18 | R1Q M A72 18 A B | ∨-уу | | | | -25 | | | | | | |
| 51 | | | | | x36 | R1Q M A72 36 A B | v- уу | | | | | | | | | | |

Notes:

1. "v" represents the package size. If "v" = "G" then size is 15×17 mm, and if "v" = "B" then 13×15 mm. 2. "yy" represents the speed bin. "R1QAA7236ABG-20" can operate at 500 MHz(max) of frequency, for example.

3. The part which is not listed above is not supported, as of the day when this datasheet was issued, in spite of the existence of the part number or datasheet.



Pin Arrangement

| | 1230 5 | | | | | | | | | | |
|---|--------|-----------|-----------|------------------|-----------------|----------|-----------------|-----------------|------------------|------------------|-----|
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| А | /CQ | NC | SA | R-/W | /BW2 | /K | /BW1 | /LD | SA | NC | CQ |
| В | Q27 | Q18 | D18 | SA | /BW3 | К | /BW0 | SA | D17 | Q17 | Q8 |
| С | D27 | Q28 | D19 | V _{ss} | SA | SA | SA | V _{ss} | D16 | Q7 | D8 |
| D | D28 | D20 | Q19 | V _{SS} | V _{ss} | V_{SS} | V _{ss} | V_{SS} | Q16 | D15 | D7 |
| Е | Q29 | D29 | Q20 | V _{DDQ} | V _{ss} | V_{ss} | V _{ss} | V_{DDQ} | Q15 | D6 | Q6 |
| F | Q30 | Q21 | D21 | V _{DDQ} | V _{DD} | V_{ss} | V _{DD} | V_{DDQ} | D14 | Q14 | Q5 |
| G | D30 | D22 | Q22 | V _{DDQ} | V _{DD} | V_{SS} | V _{DD} | V_{DDQ} | Q13 | D13 | D5 |
| Н | /DOFF | V_{REF} | V_{DDQ} | V_{DDQ} | V _{DD} | V_{SS} | V _{DD} | V_{DDQ} | V_{DDQ} | V _{REF} | ZQ |
| J | D31 | Q31 | D23 | V _{DDQ} | V _{DD} | V_{SS} | V _{DD} | V_{DDQ} | D12 | Q4 | D4 |
| К | Q32 | D32 | Q23 | V _{DDQ} | V _{DD} | V_{ss} | V _{DD} | V_{DDQ} | Q12 | D3 | Q3 |
| L | Q33 | Q24 | D24 | V_{DDQ} | V _{ss} | V_{SS} | V _{ss} | V_{DDQ} | D11 | Q11 | Q2 |
| М | D33 | Q34 | D25 | V _{SS} | V _{ss} | V_{SS} | V _{ss} | V_{SS} | D10 | Q1 | D2 |
| Ν | D34 | D26 | Q25 | V _{SS} | SA | SA | SA | V _{SS} | Q10 | D9 | D1 |
| Р | Q35 | D35 | Q26 | SA | SA | С | SA | SA | Q9 | D0 | Q0 |
| | тро | TCK | 64 | SA | SA | /C | SA | SA | SA | TMS | TDI |
| R | TDO | TCK | SA | JA | SA | 7 | | 34 | 34 | | וטו |

R1Q6A7236 series

(Top View)

Notes: 1. Address expansion order for future higher density SRAMs: $10A \rightarrow 2A \rightarrow 7A \rightarrow 5B$.

2. NC pins can be left floating or connected to 0V ~ V_{DDQ} .

| TTT QUI | 1218 S | CHCS | | | | | | | | | |
|---------|------------|-----------|-----------|------------------|-----------------|----------|-----------------|-----------------|-----------|-----------|-----|
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
| А | /CQ | NC | SA | R-/W | /BW1 | /K | NC | /LD | SA | SA | CQ |
| В | NC | Q9 | D9 | SA | NC | К | /BW0 | SA | NC | NC | Q8 |
| С | NC | NC | D10 | V _{SS} | SA | SA | SA | V_{SS} | NC | Q7 | D8 |
| D | NC | D11 | Q10 | V _{ss} | V_{ss} | V_{SS} | V _{ss} | V_{ss} | NC | NC | D7 |
| E | NC | NC | Q11 | V _{DDQ} | V _{SS} | V_{ss} | V _{ss} | V_{DDQ} | NC | D6 | Q6 |
| F | NC | Q12 | D12 | V_{DDQ} | V _{DD} | V_{SS} | V _{DD} | V_{DDQ} | NC | NC | Q5 |
| G | NC | D13 | Q13 | V_{DDQ} | V_{DD} | V_{SS} | V _{DD} | V_{DDQ} | NC | NC | D5 |
| Н | /DOFF | V_{REF} | V_{DDQ} | V _{DDQ} | V_{DD} | V_{ss} | V _{DD} | V_{DDQ} | V_{DDQ} | V_{REF} | ZQ |
| J | NC | NC | D14 | V _{DDQ} | V _{DD} | V_{ss} | V _{DD} | V_{DDQ} | NC | Q4 | D4 |
| K | NC | NC | Q14 | V_{DDQ} | V _{DD} | V_{SS} | V _{DD} | V_{DDQ} | NC | D3 | Q3 |
| L | NC | Q15 | D15 | V _{DDQ} | V _{ss} | V_{SS} | V _{ss} | V_{DDQ} | NC | NC | Q2 |
| М | NC | NC | D16 | V _{ss} | V _{ss} | V_{SS} | V _{ss} | V _{ss} | NC | Q1 | D2 |
| N | NC | D17 | Q16 | V _{SS} | SA | SA | SA | V _{SS} | NC | NC | D1 |
| Р | NC | NC | Q17 | SA | SA | С | SA | SA | NC | D0 | Q0 |
| R | TDO | TCK | SA | SA | SA | /C | SA | SA | SA | TMS | TDI |
| | (Top View) | | | | | | | | | | |

R1Q6A7218 series

Notes: 1. Address expansion order for future higher density SRAMs: 10A \rightarrow 2A \rightarrow 7A \rightarrow 5B.

2. NC pins can be left floating or connected to 0V ~ V_{DDQ} .

Pin Arrangement

| Just | Reference | |
|------|-----------|--|
| | | |

| R1Q6A | R1Q6A7209 series Just Referen | | | | | | | | | | | | |
|--------|-------------------------------|-----------|-----------|-----------|----------|-----------------|-----------------|------------------|-----------|------------------|-----|--|--|
| \sim | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | | |
| А | /CQ | SA | SA | R-/W | NC | /K | NC | /LD | SA | SA | CQ | | |
| В | NC | NC | NC | SA | NC | К | /BW | SA | NC | NC | Q4 | | |
| С | NC | NC | NC | V_{SS} | SA | SA | SA | V _{SS} | NC | NC | D4 | | |
| D | NC | D5 | NC | V_{SS} | V_{SS} | V_{SS} | V _{SS} | V _{SS} | NC | NC | NC | | |
| Е | NC | NC | Q5 | V_{DDQ} | V_{SS} | V _{SS} | V _{SS} | V _{DDQ} | NC | D3 | Q3 | | |
| F | NC | NC | NC | V_{DDQ} | V_{DD} | V_{SS} | V _{DD} | V_{DDQ} | NC | NC | NC | | |
| G | NC | D6 | Q6 | V_{DDQ} | V_{DD} | V _{SS} | V _{DD} | V _{DDQ} | NC | NC | NC | | |
| н | /DOFF | V_{REF} | V_{DDQ} | V_{DDQ} | V_{DD} | V_{SS} | V _{DD} | V _{DDQ} | V_{DDQ} | V _{REF} | ZQ | | |
| J | NC | NC | NC | V_{DDQ} | V_{DD} | V_{SS} | V _{DD} | V _{DDQ} | NC | Q2 | D2 | | |
| К | NC | NC | NC | V_{DDQ} | V_{DD} | V_{SS} | V _{DD} | V _{DDQ} | NC | NC | NC | | |
| L | NC | Q7 | D7 | V_{DDQ} | V_{SS} | V _{SS} | V _{ss} | V _{DDQ} | NC | NC | Q1 | | |
| М | NC | NC | NC | V_{SS} | V_{SS} | V _{SS} | V _{SS} | V _{SS} | NC | NC | D1 | | |
| N | NC | D8 | NC | V_{SS} | SA | SA | SA | V _{SS} | NC | NC | NC | | |
| Р | NC | NC | Q8 | SA | SA | С | SA | SA | NC | D0 | Q0 | | |
| R | TDO | TCK | SA | SA | SA | /C | SA | SA | SA | TMS | TDI | | |

(Top View)

Notes: 1. Address expansion order for future higher density SRAMs: 10A \rightarrow 2A \rightarrow 7A \rightarrow 5B.

2. NC pins can be left floating or connected to 0V ~ V_{DDQ}.




Pin Descriptions

| Name | I/O type | Descriptions | Notes |
|---------------------------|------------------------|--|---------|
| SA _x | Input | Synchronous address inputs: These inputs are registered and must meet the setup and hold times around the rising edge of K. All transactions operate on a burst-of-four words (two clock periods of bus activity). SA0 and SA1 are used as the lowest two address bits for burst READ and burst WRITE operations permitting a random burst start address on ×18 and ×36 of DDR II (not II+) devices. These inputs are ignored when device is deselected or once burst operation is in progress. | |
| /LD | Input | Synchronous load: This input is brought low when a bus cycle sequence is to be defined. This definition includes address and READ / WRITE direction. All transactions operate on a burst-of-four data (two clock periods of bus activity). | |
| R-/W | Input | Synchronous read / write Input: When /LD is low, this input designates the access type (READ when R-/W is high, WRITE when R-/W is low) for the loaded address. R-/W must meet the setup and hold times around the rising edge of K. | |
| /BW _x | Input | Synchronous byte writes: When low, these inputs cause their respective byte to be registered and written during WRITE cycles. These signals are sampled on the same edge as the corresponding data and must meet setup and hold times around the rising edges of K and /K for each of the two rising edges comprising the WRITE cycle. See Byte Write Truth Table for signal to data relationship. | |
| K, /K | Input | Input clock: This input clock pair registers address and control inputs on the rising edge of K, and registers data on the rising edge of K and the rising edge of /K. /K is ideally 180 degrees out of phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges. These balls cannot remain V_{REF} level. | |
| C, /C (II only) | Input | Output clock: This clock pair provides a user-controlled means of tuning device output data. The rising edge of /C is used as the output timing reference for the first and third output data. The rising edge of C is used as the output timing reference for second and fourth output data. Ideally, /C is 180 degrees out of phase with C. C and /C may be tied high to force the use of K and /K as the output reference clocks instead of having to provide C and /C clocks. If tied high, C and /C must remain high and not to be toggled during device operation. These balls cannot remain V _{REF} level. | 1 |
| /DOFF | Input | DLL/PLL disable: When low, this input causes the DLL/PLL to be bypassed for stable, low frequency operation. | |
| TMS TDI | Input | IEEE1149.1 test inputs: 1.8 V I/O levels. These balls may be left not connected if the JTAG function is not used in the circuit. | |
| тск | Input | IEEE1149.1 clock input: 1.8 V I/O levels. This ball must be tied to V_{SS} if the JTAG function is not used in the circuit. | |
| R /(| 1QE, R1C C pins. In | 23, R1Q4, R1Q5, R1Q6 series have C and /C pins. R1QA, R1QB, R1QC, F RF, R1QG, R1QH, R1QJ, R1QK, R1QL, R1QM, R1QN, R1QP series do not the series, K and /K are used as the output reference clocks instead of C an nereafter, C and /C represent K and /K in this document. | have C, |

RENESAS

| | I/O type | Descriptions | Notes |
|------------------|----------|---|-------|
| ZQ | Input | Output impedance matching input: This input is used to tune the device outputs to the system data bus impedance. Q and CQ output impedance are set to $0.2 \times RQ$, where RQ is a resistor from this ball to ground. This ball can be connected directly to V_{DDQ} , which enables the minimum impedance mode. This ball cannot be connected directly to V_{SS} or left unconnected. | |
| D0 to Dn | Input | Synchronous data Inputs: Input data must meet setup and hold times around the rising edges of K and /K during WRITE operations. See Pin Arrangement figures for ball site location of individual signals. The \times 9 device uses D0~D8. D9~D35 should be treated as NC pin. The \times 18 device uses D0~D17. D18~D35 should be treated as NC pin. The \times 36 device uses D0~D35. | |
| CQ, /CQ | Output | Synchronous echo clock outputs: The edges of these outputs are tightly matched to the synchronous data outputs and can be used as a data valid indication. These signals run freely and do not stop when Q tristates. | |
| TDO | Output | IEEE 1149.1 test output: 1.8 V I/O level. | |
| Q_0 to Q_n | Output | Synchronous data outputs: Output data is synchronized to the respective C and /C, or to the respective K and /K if C and /C are tied high. This bus operates in response to R-/W commands. See Pin Arrangement figures for ball site location of individual signals. The \times 9 device uses Q0~Q8. Q9~Q35 should be treated as NC pin. The \times 18 device uses Q0~Q17. Q18~Q35 should be treated as NC pin. The \times 36 device uses Q0~Q35. | |
| V _{DD} | Supply | Power supply: 1.8 V nominal. See DC Characteristics and Operating Conditions for range. | |
| V _{ddq} | Supply | Power supply: Isolated output buffer supply. Nominally 1.5 V. 1.8 V is also permissible. See DC Characteristics and Operating Conditions for range. | |
| V _{SS} | Supply | Power supply: Ground. | |
| V _{REF} | — | HSTL input reference voltage: Nominally V _{DDQ} /2, but may be adjusted to improve system noise margin. Provides a reference voltage for the HSTL input buffers. | |
| | | No connect: These pins can be left floating or connected to 0V ~ V_{DDO} . | |





Block Diagram (R1Q6A7236 / R1Q6A7218 / R1Q6A7209 series)

Notes


1. C and /C pins do not exist in II+ series parts.




General Description

Power-up and Initialization Sequence

- V_{DD} must be stable before K, /K clocks are applied.
- Recommended voltage application sequence : $V_{SS} \rightarrow V_{DD} \rightarrow V_{DDQ} \& V_{REF} \rightarrow V_{IN}$. (0 V to $V_{DD}, V_{DDQ} < 200 \text{ ms}$)
- Apply V_{REF} after V_{DDQ} or at the same time as V_{DDQ} .
- Then execute either one of the following three sequences.
- 1. Single Clock Mode (C and /C tied high)
 - Drive /DOFF high (/DOFF can be tied high from the start).
 - Then provide stable clocks (K, /K) for at least 1024 cycles (II series) or 20 us (II+ series). These meet the QDR common specification of 20 us.
 - When the operating frequency is less than 180 MHz, 2048 cycles are required (II series).



- 2. Double Clock Mode (C and /C control outputs) (II series only)
 - Drive /DOFF high (/DOFF can be tied high from the start)
 - Then provide stable clocks (K, /K, C, /C) for at least 1024 cycles (II series).
 This meets the QDR common specification of 20 us.
 When the operating frequency is less than 180 MHz, 2048 cycles are required (II series).



- 3. DLL/PLL Off Mode (/DOFF tied low)
 - In the "NOP and setup stage", provide stable clocks (K, /K) for at least 1024 cycles (II series) or 20 us (II+ series). These meet the QDR common specification of 20 us.



DLL/PLL Constraints

- 1. DLL/PLL uses K clock as its synchronizing input. The input should have low phase jitter which is specified as tKC var.
- 2. The lower end of the frequency at which the DLL/PLL can operate is 120 MHz. (Please refer to AC Characteristics table for detail.)
- 3. When the operating frequency is changed or /DOFF level is changed, setup cycles are required again.

Programmable Output Impedance

1. Output buffer impedance can be programmed by terminating the ZQ ball to V_{SS} through a precision resistor (RQ). The value of RQ is five times the output impedance desired. The allowable range of RQ to guarantee impedance matching with a tolerance of 15% is 250 Ω typical. The total external capacitance of ZQ ball must be less than 7.5 pF.



K Truth Table

| Operation | К | /LD | R-/W | | DQ | |
|--|---------|-----|------|-------------------------|----------|----------|
| Meite Original | | | | Data in | | |
| Write Cycle: Load address, input write data on consecutive K | ↑ | L | L | Input data | D(A+0) | D(A+1) |
| and /K rising edges | | | | Input clock | K(t+1)↑ | /K(t+1)↑ |
| | | | | Data out | | |
| Read Cycle: Load address, output | ↑ | 1 | н | Output data | Q(A+0) | Q(A+1) |
| read data on consecutive C and /C rising edges | | - | | Input clock for Q | /C(t+1)↑ | C(t+2)↑ |
| NOP (No operation) | ↑ (| Н | × | High-Z | | |
| Standby (Clock stopped) | Stopped | × | × | Previous s | state | |

Notes:

- 1. H: high level, L: low level, \times : don't care, \uparrow : rising edge.
- 2. Data inputs are registered at K and /K rising edges. Data outputs are delivered at C and /C rising edges, except if C and /C are high, then data outputs are delivered at K and /K rising edges.
- 3. /LD and R-/W must meet setup/hold times around the rising edges (low to high) of K and are registered at the rising edge of K.
- 4. This device contains circuitry that will ensure the outputs will be in high-Z during power-up.
- 5. Refer to state diagram and timing diagrams for clarification.
- 6. When clocks are stopped, the following cases are recommended; the case of K = low, /K = high, C = low and /C = high, or the case of K = high, /K = low, C = high and /C = low. This condition is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.



Byte Write Truth Table (x 36)

| Operation | K | /K | /BW0 | /BW1 | /BW2 | /BW3 |
|------------------|---|----|------|------|------|------|
| Write D0 to D35 | 1 | - | L | L | L | L |
| | - | 1 | L | L | L | L |
| Write D0 to D8 | 1 | - | L | Н | Н | Н |
| | - | 1 | L | Н | Н | Н |
| Write D9 to D17 | 1 | - | Н | L | Н | Н |
| | - | 1 | Н | L | Н | Н |
| Write D18 to D26 | 1 | - | Н | Н | L | Н |
| | - | 1 | Н | Н | L | Н |
| Write D27 to D25 | 1 | - | Н | Н | Н | L |
| Write D27 to D35 | - | 1 | Н | Н | Н | L |
| | 1 | - | Н | Н | Н | Н |
| Write nothing | - | ↑ | Н | Н | Н | Н |

Notes:

1. H: high level, L: low level, ↑: rising edge.

2. Assumes a WRITE cycle was initiated. /BWx can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

Byte Write Truth Table (x 18)

| Operation | К | /K | /BW0 | /BW1 |
|-----------------|---|----|------|------|
| Write D0 to D17 | Ť | - | L | L |
| | - | 1 | L | L |
| Write D0 to D8 | Ť | - | L | Н |
| | - | 1 | L | Н |
| Write D0 to D17 | Ť | - | Н | L |
| Write D9 to D17 | - | 1 | Н | L |
| Write pething | 1 | - | Н | Н |
| Write nothing | - | 1 | Н | Н |

Notes:

1. H: high level, L: low level, ↑: rising edge.

2. Assumes a WRITE cycle was initiated. /BWx can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.

Byte Write Truth Table (x 9) Just Reference except R1Q2A**09 series

| Operation | К | /K | /BW |
|----------------|---|----------|-----|
| Write D0 to D8 | 1 | - | L |
| | - | 1 | L |
| Write pething | 1 | - | Н |
| white nothing | - | ↑ (| Н |
| Write nothing | - | <u>↑</u> | Н |


Notes:

1. H: high level, L: low level, \uparrow : rising edge.

2. Assumes a WRITE cycle was initiated. /BWx can be altered for any portion of the BURST WRITE operation provided that the setup and hold requirements are satisfied.



Bus Cycle State Diagram



Notes:

1. State machine control timing sequence is controlled by K.



Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit | Notes |
|---------------------------|------------------|--|------|-------|
| Input voltage on any ball | V _{IN} | –0.5 to V _{DD} + 0.5 (2.5 V max.) | V | 1, 4 |
| Input/output voltage | V _{I/O} | –0.5 to V _{DDQ} + 0.5 (2.5 V max.) | V | 1, 4 |
| Core supply voltage | V _{DD} | -0.5 to 2.5 | V | 1, 4 |
| Output supply voltage | V_{DDQ} | -0.5 to V _{DD} | V | 1, 4 |
| Junction temperature | Tj | +125 (max) | °C | 5 |
| Storage temperature | T _{STG} | –55 to +125 | °C | |

Notes:

1. All voltage is referenced to V_{SS} .

2. Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Functional operation should be restricted the Operation Conditions. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

- 3. These CMOS memory circuits have been designed to meet the DC and AC specifications shown in the tables after thermal equilibrium has been established.
- The following supply voltage application sequence is recommended: V_{SS}, V_{DD}, V_{DDQ}, V_{REF} then V_{IN}. Remember, according to the Absolute Maximum Ratings table, V_{DDQ} is not to exceed 2.5 V, whatever the instantaneous value of V_{DDQ}.
- 5. Some method of cooling or airflow should be considered in the system. (Especially for high frequency or ODT parts)

| Parameter | Symbol | Min | Тур | Мах | Unit | Notes |
|-----------------------------|----------------------|------------------------|------|------------------------|------|---------|
| Power supply voltage core | V _{DD} | 1.7 | 1.8 | 1.9 | V | 1 |
| Power supply voltage I/O | V _{DDQ} | 1.4 | 1.5 | V _{DD} | V | 1, 2 |
| Input reference voltage I/O | V _{REF} | 0.68 | 0.75 | 0.95 | V | 3 |
| Input high voltage | V _{IH (DC)} | V _{REF} + 0.1 | | V _{DDQ} + 0.3 | V | 1, 4, 5 |
| Input low voltage | V _{IL (DC)} | -0.3 | | V _{REF} – 0.1 | V | 1, 4, 5 |

Recommended DC Operating Conditions

Notes:

- 1. At power-up, V_{DD} and V_{DDQ} are assumed to be a linear ramp from 0V to V_{DD} (min.) or V_{DDQ} (min.) within 200ms. During this time $V_{DDQ} < V_{DD}$ and $V_{IH} < V_{DDQ}$. During normal operation, V_{DDQ} must not exceed V_{DD} .
- Please pay attention to Tj not to exceed the temperature shown in the absolute maximum ratings table due to current from V_{DDQ}.
- 3. Peak to peak AC component superimposed on V_{REF} may not exceed 5% of V_{REF} .
- 4. These are DC test criteria. The AC V_{\rm IH} / V_{\rm IL} levels are defined separately to measure timing parameters.
- 5. Overshoot: $V_{IH (AC)} \leq V_{DDQ} + 0.5 V$ for $t \leq t_{KHKH}/2$ Undershoot: $V_{IL (AC)} \geq -0.5 V$ for $t \leq t_{KHKH}/2$ During normal operation, $V_{IH(DC)}$ must not exceed V_{DDQ} and $V_{IL(DC)}$ must not be lower than V_{SS} .

DC Characteristics

 $(Ta = 0 \sim +70^{\circ}C @ R1Q*A****BG-**\mathbf{R}^{**} \text{ series}, Ta = -40 \sim +85^{\circ}C @ R1Q*A****BG-**\mathbf{I}^{**} \text{ series})$ $(V_{DD} = 1.8V \pm 0.1V, V_{DDO} = 1.5V, V_{REF} = 0.75V)$

Operating Supply Current (Write / Read)

Symbol = I_{DD} . Unit = mA. See Notes 1, 2 and 3 in the page after next.

| | | | | | | | | Q | DR II+ | / DDR | + | | C | DR II | DDR | 11 |
|----|-----------------|-----------------|--------------------|-----|-------------------|-------------------------------------|-------|------|--------|-------|------|------|------|-------|------|------|
| | ct | ء ب | У. | | . <u>.</u> - | Frequency (max) (MHz) | 533 | 500 | 450 | 400 | 375 | 333 | 333 | 300 | 250 | 200 |
| No | Product Type | Burst Length | Latency (Cycle) | ОDT | Organi- zation | Cycle Time (min) (ns) | 1.875 | 2.00 | 2.22 | 2.50 | 2.66 | 3.00 | 3.00 | 3.30 | 4.00 | 5.00 |
| | | _ | - | | Ŭ | Part Number 🛔 🗤 🛶 | -19 | -20 | -22 | -25 | -27 | -30 | -30 | -33 | -40 | -50 |
| 1 | | | | | x 9 | R1Q 2 A72 09 A Bv- yy | | | | | | | | | 760 | 670 |
| 2 | | B2 | | | | R1Q 2 A72 18 A Bv- yy | | | | | | | | | 890 | 780 |
| 3 | QDRII | | | | | R1Q 2 A72 36 A Bv- yy | | | | | | | | | 950 | 830 |
| 5 | | | | | | R1Q 3 A72 18 A Bv- yy | | | | | | | 880 | 820 | 730 | |
| 6 | | B4 | | | | R1Q 3 A72 36 A Bv- yy | | | | | | | 910 | 850 | 750 | |
| 8 | | - | 1.5 | ٩ | | R1Q 4 A72 18 A Bv- yy | | | | | | | 750 | 700 | 630 | |
| 9 | | B2 | ` | - | | R1Q 4 A72 36 A Bv- yy | | | | | | | 810 | 760 | 680 | |
| 11 | DDRII | | | | | R1Q 5 A72 18 A Bv- yy | | | | | | | 660 | 630 | 590 | |
| 12 | | B4 | | | | R1Q 5 A72 36 A Bv- yy | | | | | | | 700 | 670 | 630 | |
| 14 | DDRII | - | | | | R1Q 6 A72 18 A Bv- yy | | | | | | | 750 | 700 | 630 | |
| 15 | sio | B2 | | | | R1Q 6 A72 36 A Bv- yy | | | | | | | 810 | 760 | 680 | |
| 17 | | | | | x18 | R1Q A A72 18 A Bv- yy | 1220 | 1160 | 1070 | | | | | | | |
| 18 | QDRII+ | B4 | | | | R1Q A A72 36 A Bv- yy | 1280 | 1220 | 1130 | | | | | | | |
| 20 | | 60 | 2 | 0 | x18 | R1Q B A72 18 A Bv- yy | 1030 | 990 | 920 | | | | | | | |
| 21 | | B2 | 2.5 | | | R1Q B A72 36 A Bv- yy | 1110 | 1060 | 990 | | | | | | | |
| 23 | DDRII+ | | | | | R1Q C A72 18 A Bv- yy | 820 | 790 | 750 | | | | | | | |
| 24 | | B4 | | | x36 | R1Q C A72 36 A Bv- yy | 880 | 850 | 800 | | | | | | | |
| 26 | QDRII+ | B4 | | | x18 | R1Q D A72 18 A Bv- yy | 1220 | 1160 | 1070 | | | | | | | |
| 27 | QURIIT | D4 | | | x36 | R1Q D A72 36 A Bv- yy | 1280 | 1220 | 1130 | | | | | | | |
| 29 | | B2 | 2.5 | Yes | x18 | R1Q E A72 18 A Bv- yy | 1030 | 990 | 920 | | | | | | | |
| 30 | DDRII+ | DZ | 5 | ¥ | x36 | R1Q E A72 36 A B <mark>v- yy</mark> | 1110 | 1060 | 990 | | | | | | | |
| 32 | DURIIT | B4 | | | | R1Q F A72 18 A B <mark>v- yy</mark> | 820 | 790 | 750 | | | | | | | |
| 33 | | D4 | | | | R1Q F A72 36 A B <mark>v- yy</mark> | 880 | 850 | 800 | | | | | | | |
| 35 | QDRII+ | B4 | | | x18 | R1Q G A72 18 A B <mark>v- yy</mark> | | | | 980 | | | | | | |
| 36 | QUINIT | D4 | | | | R1Q G A72 36 A B <mark>v- yy</mark> | | | | 1060 | | | | | | |
| 38 | | B2 | 2.0 | ٩ | x18 | R1Q H A72 18 A B <mark>v- yy</mark> | | | | 850 | | | | | | |
| 39 | DDRII+ | DZ | 5 | z | x36 | R1Q H A72 36 A B <mark>v- yy</mark> | | | | 910 | | | | | | |
| 41 | DURIT | B4 | | | x18 | R1Q J A72 18 A B <mark>v- yy</mark> | | | | 710 | | | | | | |
| 42 | | D4 | | | | R1Q J A72 36 A B <mark>v- yy</mark> | | | | 760 | | | | | | |
| 44 | QDRII+ | B4 | | | x18 | R1Q K A72 18 A B <mark>v- yy</mark> | | | | 980 | | | | | | |
| 45 | QUINIT | 04 | | | | R1Q K A72 36 A B <mark>v- yy</mark> | | | | 1060 | | | | | | |
| 47 | | B2 | 2.0 | Yes | | R1Q L A72 18 A B <mark>v- yy</mark> | | | | 850 | | | | | | |
| 48 | DDRII+ | 52 | 2 | ¥ | | R1Q L A72 36 A B <mark>v- yy</mark> | | | | 910 | | | | | | |
| 50 | DUNIT | B4 | | | | R1Q M A72 18 A B <mark>v- yy</mark> | | | | 710 | | | | | | |
| 51 | | | | | x36 | R1Q M A72 36 A B <mark>v- yy</mark> | | | | 760 | | | | | | |

Notes:

1. "v" represents the package size. If "v" = "G" then size is 15 x 17 mm, and if "v" = "B" then 13 x 15 mm.

2. "yy" represents the speed bin. "R1QAA7236ABG-20" can operate at 500 MHz(max) of frequency, for example.



Standby Supply Current (NOP)

Symbol = I_{SB1} . Unit = mA. See Notes 2, 4 and 5 in the next page.

| | | | | | | | | QI | DR II+ | / DDR | + | | | DR II | DDR | |
|----|-----------------|-----------------|--------------------|-----|-------------------|-------------------------------------|-------|------|--------|-------|------|------|------|------------|------|------|
| | | | | | | Frequency (max) | 500 | 500 | 450 | 400 | 075 | 000 | 000 | 200 | 050 | 000 |
| | , ct | н Н | 2 @ | | . <u>+</u> c | (MHz) | 533 | 500 | 450 | 400 | 375 | 333 | 333 | 300 | 250 | 200 |
| No | Product Type | Burst Length | Latency (Cycle) | ODT | Organi- zation | Cycle Time (min) | 1.875 | 2.00 | 2.22 | 2.50 | 2.66 | 3.00 | 3.00 | 3.30 | 4.00 | 5.00 |
| | Pro | Le B | Ù P | | za za | (ns) | 1.8/5 | 2.00 | 2.22 | 2.50 | 2.00 | 3.00 | 3.00 | 3.30 | 4.00 | 5.00 |
| | | | | | | Part Number↓ yy → | -19 | -20 | -22 | -25 | -27 | -30 | -30 | -33 | -40 | -50 |
| 1 | | | | | x 9 | R1Q 2 A72 09 A B <mark>v- yy</mark> | | | | | | | | | 570 | 510 |
| 2 | | B2 | | | | R1Q 2 A72 18 A B <mark>v- yy</mark> | | | | | | | | | 670 | 600 |
| 3 | QDRII | | | | x36 | R1Q 2 A72 36 A B <mark>v- yy</mark> | | | | | | | | | 710 | 630 |
| 5 | | B4 | | | | R1Q 3 A72 18 A B <mark>v- yy</mark> | | | | | | | 630 | 590 | 520 | |
| 6 | | 54 | | | | R1Q 3 A72 36 A B <mark>v- yy</mark> | | | | | | | 650 | 610 | 540 | |
| 8 | | B2 | 1.5 | ٩ | | R1Q 4 A72 18 A B <mark>v- yy</mark> | | | | | | | 650 | 610 | 560 | |
| 9 | DDRII | DZ | | | | R1Q 4 A72 36 A B <mark>v- yy</mark> | | | | | | | 710 | 670 | 610 | |
| 11 | DUKI | B4 | | | x18 | R1Q 5 A72 18 A B <mark>v- yy</mark> | | | | | | | 540 | 510 | 480 | |
| 12 | | D4 | | | x36 | R1Q 5 A72 36 A B <mark>v- yy</mark> | | | | | | | 570 | 540 | 500 | |
| 14 | DDRII | B2 | | | | R1Q 6 A72 18 A B <mark>v- yy</mark> | | | | | | | 650 | 610 | 560 | |
| 15 | SIO | DZ | | | x36 | R1Q 6 A72 36 A B <mark>v- yy</mark> | | | | | | | 710 | 670 | 610 | |
| 17 | QDRII+ | B4 | | | | R1Q A A72 18 A B <mark>v- yy</mark> | 870 | 830 | 780 | | | | | | | |
| 18 | QURIT | D4 | | | x36 | R1Q A A72 36 A B <mark>v- yy</mark> | 910 | 870 | 810 | | | | | | | |
| 20 | | B2 | 2.5 | ٩N | x18 | R1Q B A72 18 A B <mark>v- yy</mark> | 870 | 840 | 780 | | | | | | | |
| 21 | DDRII+ | DZ | 3 | | x36 | R1Q B A72 36 A B <mark>v- yy</mark> | 960 | 920 | 860 | | | | | | | |
| 23 | DURIIT | B4 | | | x18 | R1Q C A72 18 A B <mark>v- yy</mark> | 690 | 660 | 630 | | | | | | | |
| 24 | | D4 | | | x36 | R1Q C A72 36 A B <mark>v- yy</mark> | 730 | 710 | 670 | | | | | | | |
| 26 | QDRII+ | B4 | | | x18 | R1Q D A72 18 A B <mark>v- yy</mark> | 870 | 830 | 780 | | | | | | | |
| 27 | QUINIT | D4 | | | | R1Q D A72 36 A B <mark>v- yy</mark> | 910 | 870 | 810 | | | | | | | |
| 29 | | B2 | 2.5 | Yes | x18 | R1Q E A72 18 A B <mark>v- yy</mark> | 870 | 840 | 780 | | | | | | | |
| 30 | DDRII+ | DZ | 2 | ⊁ | | R1Q E A72 36 A B <mark>v- yy</mark> | 960 | 920 | 860 | | | | | | | |
| 32 | DUKIIT | B4 | | | x18 | R1Q F A72 18 A B <mark>v- yy</mark> | 690 | 660 | 630 | | | | | | | |
| 33 | | D4 | | | x36 | R1Q F A72 36 A B <mark>v- yy</mark> | 730 | 710 | 670 | | | | | | | |
| 35 | QDRII+ | B4 | | | x18 | R1Q G A72 18 A B <mark>v- yy</mark> | | | | 720 | | | | | | |
| 36 | QURIT | D4 | | | | R1Q G A72 36 A B <mark>v- yy</mark> | | | | 770 | | | | | | |
| 38 | | B2 | 2.0 | ٩N | x18 | R1Q H A72 18 A B <mark>v- yy</mark> | | | | 720 | | | | | | |
| 39 | DDRII+ | DZ | 2 N | z | x36 | R1Q H A72 36 A B <mark>v- yy</mark> | | | | 790 | | | | | | |
| 41 | DURIIT | B4 | | | x18 | R1Q J A72 18 A B <mark>v- yy</mark> | | | | 590 | | | | | | |
| 42 | | D4 | | | x36 | R1Q J A72 36 A B <mark>v- yy</mark> | | | | 630 | | | | | | |
| 44 | QDRII+ | B4 | | | x18 | R1Q K A72 18 A Bv- yy | | | | 720 | | | | | | |
| 45 | QURIT | D4 | | | x36 | R1Q K A72 36 A Bv- yy | | | | 770 | | | | | | |
| 47 | | B2 | 2.0 | Yes | | R1Q L A72 18 A Bv- yy | | | | 720 | | | | | | |
| 48 | DDRII+ | DZ | 5 | × | | R1Q L A72 36 A Bv- yy | | | | 790 | | | | | | |
| 50 | DURII+ | B4 | | | | R1Q M A72 18 A Bv- yy | | | | 590 | | | | | | |
| 51 | | D4 | | | x36 | R1Q M A72 36 A Bv- yy | | | | 630 | | | | | | |

Notes:

1. "v" represents the package size. If "v" = "G" then size is 15×17 mm, and if "v" = "B" then 13×15 mm.

2. "yy" represents the speed bin. "R1QAA7236ABG-20" can operate at 500 MHz(max) of frequency, for example.

| Parameter | Symbol | Min | Max | Unit | Test condition | Notes |
|------------------------|--------------------------|-------------------------------|-------------------------------|------|----------------------------|-------|
| Input leakage current | ILI | -2 | 2 | μA | | 10 |
| Output leakage current | I _{LO} | -5 | 5 | μA | | 11 |
| Output high voltage | V _{OH} (Low) | $V_{DDQ}^{} - 0.2$ | V _{DDQ} | V | I _{OH} ≤ 0.1 mA | 8, 9 |
| | V _{OH} | V _{DDQ} /2 - 0.12 | V _{DDQ} /2 + 0.12 | V | Note 6 | 8, 9 |
| Output low voltage | V _{OL} (Low) | V _{ss} | 0.2 | V | I _{OL} ≤ 0.1 mA | 8, 9 |
| | V _{OL} | V _{DDQ} /2 - 0.12 | V _{DDQ} /2 + 0.12 | V | Note 7 | 8, 9 |

Leakage Currents & Output Voltage

Notes:

1. All inputs (except ZQ, V_{REF}) are held at either V_{IH} or V_{IL} .

2. $I_{OUT} = 0$ mA. $V_{DD} = V_{DD}$ max, $t_{KHKH} = t_{KHKH}$ min.

3. Operating supply currents (I_{DD}) are measured at 100% bus utilization. I_{DD} of QDR family is current of device with 100% write and 100% read cycle. I_{DD} of DDR family is current of device with 100% write cycle (if I_{DD} (Write) > I_{DD} (Read)) or 100% read cycle (if I_{DD} (Write) < I_{DD} (Read)).

4. All address / data inputs are static at either V_{IN} > V_{IH} or V_{IN} < V_{IL}.

5. Reference value. (Condition = NOP currents are valid when entering NOP after all pending READ and WRITE cycles are completed.)

- 6. Outputs are impedance-controlled. $|I_{OH}| = (V_{DDQ}/2)/(RQ/5)$ for values of 175 $\Omega \le RQ \le 350 \Omega$.
- 7. Outputs are impedance-controlled. $I_{OL} = (V_{DDQ}/2)/(RQ/5)$ for values of 175 $\Omega \le RQ \le 350 \Omega$.
- 8. AC load current is higher than the shown DC values. AC I/O curves are available upon request.

9. HSTL outputs meet JEDEC HSTL Class I and Class II standards.

10. $0 \le V_{IN} \le V_{DDQ}$ for all input balls (except V_{REF}, ZQ, TCK, TMS, TDI ball).

If R1QD, R1QE, R1QF, R1QK, R1QL, R1QM, R1QP series, balls with ODT do not follow this spec. 11. $0 \le V_{OUT} \le V_{DDQ}$ (except TDO ball), output disabled.



Thermal Resistance

| Parameter | Symbol | Airflow | Тур | Unit | Test condition | | | | | | |
|--------------------------------|-----------------|------------|------------|----------|------------------------------------|---------|--|--|--|--|--|
| Junction to Ambient | θ _{JA} | 1 m/s | 11.0 | 0000 | | 1 | | | | | |
| Junction to Case | θ _{JC} | - | 4.4 | °C/W | EIA/JEDEC JESD51 | 1 | | | | | |
| Notes: | | | | | | | | | | | |
| 1. These parame | eters are o | calculated | l under th | e condi | tion. These are reference values. | | | | | | |
| 2. Τj = Ta + θ _{JA} × | : Pd | | | | | | | | | | |
| Tj = Tc + θ _{JC} × | : Pd | | | | | | | | | | |
| where | | | | | | | | | | | |
| Tj : juncti | on tempe | rature wh | en the de | vice ha | s achieved a steady-state | | | | | | |
| after | applicatio | n of Pd (° | C) | | | | | | | | |
| Ta : ambie | ent tempe | rature (°C | C) | | | | | | | | |
| Tc: temp | erature of | external | surface o | f the pa | ckage or case (°C) | | | | | | |
| θ _{JA} : therm | nal resista | nce from | junction-t | o-ambie | ent (°C/W) | | | | | | |
| θ _{JC} : therm | nal resista | nce from | junction-t | o-case | (package) (°C/W) | | | | | | |
| Pd : powe | r dissipati | on that p | roduced c | hange i | n junction temperature (W) (cf.JES | D51-2A) | | | | | |

Capacitance

 $(Ta = +25^{\circ}C, Frequency = 1.0MHz, V_{DD} = 1.8V, V_{DDQ} = 1.5V)$


| Parameter | Symbol | Min | Тур | Max | Unit | Test condition | Notes |
|--|------------------|-----|-----|-----|------|------------------------|-------|
| Input capacitance (SA, /R, /W, /BW, D(separate)) | C _{IN} | | 4 | 5 | pF | V _{IN} = 0 V | 1, 2 |
| Clock input capacitance (K, /K, C, /C) | C _{CLK} | _ | 4 | 5 | pF | V _{CLK} = 0 V | 1, 2 |
| Output capacitance (Q(separate), DQ(common), CQ, /CQ) | C _{I/O} | _ | 5 | 6 | pF | V _{I/O} = 0 V | 1, 2 |
| Notes: | | | | | | | - |

1. These parameters are sampled and not 100% tested.


2. Except JTAG (TCK, TMS, TDI, TDO) pins.

AC Test Conditions


Input waveform (Rise/fall time ≤ 0.3 ns)



Output waveform



Output load conditions



AC Operating Conditions

| Parameter | Symbol | Min | Тур | Max | Unit | Notes | | | | | | |
|---|---|--------------------------|--------------------------|-----------------------------|----------|---------------|--|--|--|--|--|--|
| Input high voltage | V _{IH (AC)} | V _{REF} + 0.2 | | | V | 1, 2, 3, 4 | | | | | | |
| Input low voltage | V _{IL (AC)} | — | | $V_{REF} - 0.2$ | V | 1, 2, 3, 4 | | | | | | |
| Notes: | | | | | | | | | | | | |
| 1. All voltages referenced to V _{SS} (GND). | | | | | | | | | | | | |
| During normal oper | During normal operation, V_{DDQ} must not exceed V_{DD} . | | | | | | | | | | | |
| 2. These conditions are for AC functions only, not for AC parameter test. | | | | | | | | | | | | |
| 3. Overshoot: V _{IH (AC)} | $\leq V_{DDQ} + 0.5$ | V for $t \le t_{KHKH}/2$ | | | | | | | | | | |
| Undershoot: VIL (AC | $_{\rm o} \ge -0.5$ V for | t ≤ t _{ĸнкн} /2 | | | | | | | | | | |
| Control input signal | | ve pulse widths | less than t _r | _{кнкL} (min) or op | erate at | t cycle rates | | | | | | |
| less than t _{кнкн} (min |). | | | | | | | | | | | |
| 4. To maintain a valid | level, the trar | sitioning edge o | of the input | must: | | | | | | | | |
| a. Sustain a constant slew rate from the current AC level through the target AC level, | | | | | | | | | | | | |
| $V_{IL (AC)}$ or $V_{IH (AC)}$. | | | | | | | | | | | | |
| b. Reach at least the target AC level. | | | | | | | | | | | | |
| c. After the AC target level is reached, continue to maintain at least the target DC level, | | | | | | | | | | | | |

 $V_{IL (DC)}$ or $V_{IH (DC)}$.



AC Characteristics (QDR-II, DDR-II series)

 $\begin{array}{ll} (Ta = & 0 \sim +70^{\circ}\text{C} @ \text{R1Q*A****BG-**R** series}) \\ (Ta = -40 \sim +85^{\circ}\text{C} @ \text{R1Q*A****BG-**I** series}) \\ (V_{\text{DD}} = & 1.8\text{V} \pm 0.1\text{V}, V_{\text{DDQ}} = & 1.5\text{V}, V_{\text{REF}} = & 0.75\text{V}) \end{array}$

| Parameter Symbol | | -3 | 0 | -33 | | -40 | | -5 | 50 | _ | _ | | | 11 | Net |
|---|-----------------------|-------|------|-------|------|-------|------|-------|------|-----|-----|-----|-----|------------|---------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Unit | Notes |
| Clock | | | | | | | | | | | | | | | |
| Average clock cycle time (K, /K, C, /C) | t _{кнкн} | 3.00 | 8.40 | 3.30 | 8.40 | 4.00 | 8.40 | 5.00 | 8.40 | | | | | ns | 8 |
| Clock high time (K, /K, C, /C) | t _{KHKL} | 1.20 | | 1.32 | | 1.60 | | 2.00 | | | _ | | | ns | |
| Clock low time (K, /K, C, /C) | t _{ĸĿĸĦ} | 1.20 | | 1.32 | | 1.60 | | 2.00 | | | | | | ns | |
| Clock to /clock (K to /K, C to /C) | t _{KH/KH} | 1.35 | | 1.49 | | 1.80 | | 2.20 | | | _ | | | ns | |
| /Clock to clock (/K to K, /C to C) | t _{/KHKH} | 1.35 | | 1.49 | | 1.80 | | 2.20 | | | | | | ns | |
| Clock to data clock (K to C, /K to /C) | t _{кнсн} | 0 | 1.35 | 0 | 1.49 | 0 | 1.80 | 0 | 2.20 | | | | | ns | |
| DLL/PLL Ti | ming | | | | | | | | | | | | | | |
| Clock phase jitter (K, /K, C, /C) | t _{ĸc} var | | 0.20 | | 0.20 | | 0.20 | | 0.20 | | _ | | | ns | 3 |
| Lock time (K, C) | t _{KC} lock | 1024 | | 1024 | _ | 1024 | | 1024 | | | | | | Cy- cle | 2 |
| K static to DLL/PLL reset | t _{KC} reset | 30 | | 30 | | 30 | | 30 | | | | | | ns | 7 |
| Output Times | | | | - | | | | | | | | | | - | |
| C, /C high to output valid | t _{CHQV} | | 0.45 | | 0.45 | | 0.45 | | 0.45 | | — | | _ | ns | 9 |
| C, /C high to output hold | t _{CHQX} | -0.45 | | -0.45 | | -0.45 | | -0.45 | | | — | | | ns | 9 |
| C, /C high to echo clock valid | t _{CHCQV} | | 0.45 | | 0.45 | | 0.45 | | 0.45 | _ | _ | _ | _ | ns | 9 |
| C, /C high to echo clock hold | t _{CHCQX} | -0.45 | | -0.45 | | -0.45 | | -0.45 | | | | | | ns | 9 |
| CQ, /CQ high to output valid | t _{CQHQV} | | 0.25 | | 0.27 | | 0.30 | | 0.35 | | _ | | | ns | 4, 7 |
| CQ, /CQ high to output hold | t _{CQHQX} | -0.25 | | -0.27 | _ | -0.30 | | -0.35 | | | _ | | | ns | 4, 7 |
| C, /C high to output high-Z | t _{CHQZ} | | 0.45 | | 0.45 | | 0.45 | | 0.45 | _ | _ | _ | _ | ns | 5, 6, 9 |
| C, /C high to output low-Z | t _{CHQX1} | -0.45 | _ | -0.45 | _ | -0.45 | | -0.45 | | | _ | | | ns | 5, 9 |
| — | | — | — | — | | — | | | | | — | — | — | — | — |



R1Q6A7236ABG / R1Q6A7218ABG Series

| | | -3 | 30 | -3 | 3 | -4 | 10 | -5 | 50 | - | _ | | | | |
|--|-------------------------------------|------|-----|------|-----|------|-----|------|-----|-----|-----|-----|-----|------|-------|
| Parameter | Symbol | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max | Unit | Notes |
| Setup Times | | | | | | - | | | | - | | | | | |
| Address valid to | t _{аvкн} for R1Q2 | | | | | 0.35 | | 0.40 | | | | | | ns | 1 |
| K rising edge | t _{AVKH} for R1Q3/4/5/6 | 0.40 | | 0.40 | _ | 0.50 | _ | 0.60 | | | | | | 115 | 1 |
| Control inputs valid to | t _{IVKH} for R1Q2 | | | | | 0.35 | | 0.40 | | | | | | ns | 1 |
| K rising edge | t _{IVKH} for R1Q3/4/5/6 | 0.40 | | 0.40 | | 0.50 | | 0.60 | | | | | | 115 | I |
| Data-in valid to K, /K rising edge | t _{ovkh} | 0.28 | | 0.30 | _ | 0.35 | _ | 0.40 | | _ | _ | _ | | ns | 1 |
| Hold Times | | | | | | | | | | | | | | | |
| K rising edge | t _{KHAX} for R1Q2 | — | | _ | _ | 0.35 | _ | 0.40 | | _ | | | | 20 | 1 |
| to address hold | t _{KHAX} for R1Q3/4/5/6 | 0.40 | | 0.40 | | 0.50 | | 0.60 | | | | | | ns | I |
| K rising edge | t _{ĸнıx} for R1Q2 | — | | _ | _ | 0.35 | | 0.40 | | | | | | 20 | 1 |
| to control inputs hold | t _{KHIX} for R1Q3/4/5/6 | 0.40 | | 0.40 | | 0.50 | | 0.60 | | | | | | - ns | |
| K, /K rising edge to data-in hold | t _{KHDX} | 0.28 | | 0.30 | | 0.35 | | 0.40 | | | _ | | | ns | 1 |

Notes:

1. This is a synchronous device. All addresses, data and control lines must meet the specified setup and hold times for all latching clock edges.

V_{DD} and V_{DDQ} slew rate must be less than 0.1 V DC per 50 ns for DLL/PLL lock retention. DLL/PLL lock time begins once V_{DD}, V_{DDQ} and input clock are stable.

It is recommended that the device is kept inactive during these cycles.

This specification meets the QDR common spec. of 20 us.

- 3. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
- 4. Echo clock is very tightly controlled to data valid / data hold. By design, there is a ± 0.1 ns variation from echo clock to data. The datasheet parameters reflect tester guardbands and test setup variations.
- 5. Transitions are measured $\pm 100 \text{ mV}$ from steady-state voltage.
- 6. At any given voltage and temperature t_{CHQZ} is less than t_{CHQX1} and t_{CHQV}
- 7. These parameters are sampled.
- When x18 and x36 configuration except QDRII-B2 are operated at less than 180MHz, DLL/PLL should be disabled (/DOFF=L). Please contact Renesas if these devices are always used at less than 180MHz with DLL/PLL operation.
- t_{CHQV}, t_{CHQX}, t_{CHQQV}, t_{CHQQX}, t_{CHQZ}, t_{CHQX1} spec of R1Q3A and R1Q4A series is determined by the actual frequency regardless of Part Number (Marking Name). The following is the spec for the actual frequency. t_{CHQV}, t_{CHQQV}, t_{CHQQ}, t_{CHQZ} = 0.45 ns for ≥ 200 MHz and 0.50 ns for < 200 MHz

 t_{CHQX} , t_{CHQX} , t_{CHQX} , t_{CHQX1} = -0.45 ns for ≥ 200 MHz and -0.50 ns for < 200 MHz


Remarks:

- 1. Test conditions as specified with the output loading as shown in AC Test Conditions unless otherwise noted.
- 2. Control input signals may not be operated with pulse widths less than t_{KHKL} (min).
- 3. If C, /C are tied high, K, /K become the references for C, /C timing parameters.
- 4. V_{DDQ} is +1.5 V DC. V_{REF} is +0.75 V DC.
- 5. Control signals are /R, /W (QDR series), /LD, R-/W (DDR series), /BW, /BW0, /BW1, /BW2 and /BW3. Setup and hold times of /BWx signals must be the same as those of Data-in signals.



Timing Waveforms

Read and Write Timing (DDRII, SIO, B2, Read Latency = 1.5 cycle)



Notes:

- 1. Q00 refers to output from address A0+0. Q01 refers to output from the next internal burst address following A0, i.e., A0+1.
- 2. Outputs are disabled (high-Z) N clock cycle after the last read cycle. Here, N = Read Latency + Burst Length \times 0.5.
- 3. In this example, if address A3 = A4, then data Q40 = D30, Q41 = D31. Write data is forwarded immediately as read results.
- 4. To control read and write operations, /BW signals must operate at the same timing as Data-in signals.



JTAG Specification

These products support a limited set of JTAG functions as in IEEE standard 1149.1.

Disabling the Test Access Port

It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfering with normal operation of the device, TCK must be tied to V_{SS} to preclude mid level inputs.

TDI and TMS are internally pulled up and may be unconnected, or may be connected to VDD through a pull up resistor.

TDO should be left unconnected.

Test Access Port (TAP) Pins

| Symbol I/O | Pin assignments | Description | Notes | | | | | | |
|--|-----------------|---|-------|--|--|--|--|--|--|
| ТСК | 2R | Test clock input. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK. | | | | | | | |
| TMS | 10R | Test mode select. This is the command input for the TAP controller state machine. | | | | | | | |
| TDI | 11R | Test data input. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction. | | | | | | | |
| TDO | 1R | Test data output. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO. | | | | | | | |
| Notes: | | | | | | | | | |
| The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held high for five rising edges of TCK. The TAP controller state is also reset on SR/POWER-UP. | | | | | | | | | |



TAP DC Operating Characteristics

 $\begin{array}{ll} (Ta = & 0 \sim +70^{\circ}C @ R1Q*A****BG-**R** \ series) \\ (Ta = -40 \sim +85^{\circ}C @ R1Q*A****BG-**I** \ series) \\ (V_{DD} = & 1.8V \pm 0.1V) \end{array}$

| Parameter | Symbol | Min | Тур | Max | Unit | Notes |
|------------------------|------------------|------|-----|-----------------------|------|---|
| Input high voltage | V _{IH} | +1.3 | | V _{DD} + 0.3 | V | |
| Input low voltage | V _{IL} | -0.3 | | +0.5 | V | |
| Input leakage current | I _{LI} | -5.0 | | +5.0 | μA | $0 V \le V_{IN} \le V_{DD}$ |
| Output leakage current | I _{LO} | -5.0 | | +5.0 | μA | $\begin{array}{l} 0 \ V \leq V_{\text{IN}} \leq V_{\text{DD}}, \\ \text{output disabled} \end{array}$ |
| | V _{OL1} | | | 0.2 | V | I _{OLC} = 100 μA |
| Output low voltage | V _{OL2} | | | 0.4 | V | I _{OLT} = 2 mA |
| Output high voltage | V _{OH1} | 1.6 | | | V | I _{OHC} = 100 μA |
| | V _{OH2} | 1.4 | | | V | I _{OHT} = 2 mA |

Notes:

1. All voltages referenced to V_{SS} (GND).


2. At power-up, V_{DD} and V_{DDQ} are assumed to be a linear ramp from 0V to V_{DD} (min.) or V_{DDQ} (min.) within 200ms. During this time $V_{DDQ} < V_{DD}$ and $V_{IH} < V_{DDQ}$. During normal operation, V_{DDQ} must not exceed V_{DD} .




TAP AC Test Conditions

| Parameter | Symbol | Conditions | Unit | Notes |
|---|-----------------------------------|-------------|------|-------|
| Input timing measurement reference levels | V _{REF} | 0.9 | V | |
| Input pulse levels | V _{IL} , V _{IH} | 0 to 1.8 | V | |
| Input rise/fall time | tr, tf | ≤ 1.0 | ns | |
| Output timing measurement reference levels | | 0.9 | V | |
| Test load termination supply voltage (V_{TT}) | | 0.9 | V | |
| Output load | | See figures | | |


Input waveform



Output waveform







TAP AC Operating Characteristics


 $\begin{array}{ll} (Ta = & 0 \sim +70^{\circ}C @ R1Q*A****BG-**R** \ series) \\ (Ta = -40 \sim +85^{\circ}C @ R1Q*A****BG-**I** \ series) \\ (V_{DD} = & 1.8V \pm 0.1V) \end{array}$

| Symbol | Min | Тур | Max | Unit | Notes |
|-------------------|---|---|---|---|--|
| t _{тнтн} | 50 | | | ns | |
| t _{THTL} | 20 | | | ns | |
| t _{⊤∟⊤н} | 20 | | _ | ns | |
| t _{MVTH} | 5 | _ | — | ns | |
| t _{THMX} | 5 | _ | _ | ns | |
| t _{cs} | 5 | | _ | ns | 1 |
| t _{CH} | 5 | | _ | ns | 1 |
| t _{DVTH} | 5 | _ | _ | ns | |
| 4 | 5 | | | ns | |
| | 0 | | | ns | |
| + | | | 10 | ns | |
| | $\begin{array}{c} t_{THTH} \\ t_{THTL} \\ t_{TLTH} \\ t_{MVTH} \\ t_{THMX} \\ t_{CS} \\ t_{CH} \\ t_{DVTH} \\ t_{THDX} \\ t_{TLQX} \\ t_{TLQX}$ | t _{тнтн} 50 t _{тнтL} 20 t _{пLTH} 20 t _{пLTH} 20 t _{MVTH} 5 t _{CS} 5 t _{CH} 5 t _{CH} 5 t _{DVTH} 5 t _{THDX} 5 t _{TLQX} 0 | t _{тнтн} 50 — t _{тнтL} 20 — t _{TLTH} 20 — t _{TLTH} 20 — t _{TLTH} 20 — t _{TLTH} 5 — t _{CS} 5 — t _{CH} 5 — t _{CH} 5 — t _{CH} 5 — t _{CH} 5 — t _{THDX} 5 — | t _{THTH} 50 — — t _{THTL} 20 — — t _{TLTH} 20 — — t _{TLTH} 20 — — t _{TLTH} 5 — — t _{THMX} 5 — — t _{CS} 5 — — t _{CH} 5 — — t _{DVTH} 5 — — t _{THDX} 5 — — t _{TLQX} 0 — — | $\begin{array}{c c c c c c c c c c c c c c c c c c c $ |

Notes:

1. t_{CS} + t_{CH} defines the minimum pause in RAM I/O pad transitions to assure pad data capture.





TAP Controller Timing Diagram

Test Access Port Registers

| Register name | Length | Symbol | Notes |
|------------------------|----------|------------|-------|
| Instruction register | 3 bits | IR [2:0] | |
| Bypass register | 1 bit | BP | |
| ID register | 32 bits | ID [31:0] | |
| Boundary scan register | 109 bits | BS [109:1] | |



TAP Controller Instruction Set

| IR2 | IR1 | IR0 | Instruction | Description | Notes |
|-----|----------|-----|----------------------|--|------------|
| 0 | 0 | 0 | EXTEST | The EXTEST instruction allows circuitry external to the component package to be tested. Boundary scan register cells at output balls are used to apply test vectors, while those at input balls capture test results. Typically, the first test vector to be applied using the EXTEST instruction will be shifted into the boundary scan register using the PRELOAD instruction. Thus, during the Update-IR state of EXTEST, the output driver is turned on and the PRELOAD data is driven onto the output balls. | 1, 2, 3, 5 |
| 0 | 0 | 1 | IDCODE | The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture-DR mode and places the ID register between the TDI and TDO balls in shift- DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state. | |
| 0 | 1 | 0 | SAMPLE-Z | If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z), moving the TAP controller into the capture-DR state loads the data in the RAMs input into the boundary scan register, and the boundary scan register is connected between TDI and TDO when the TAP controller is moved to the shift-DR state. | 3, 4, 5 |
| 0 | 1 | 1 | RESERVED | The RESERVED instructions are not implemented but are reserved for future use. Do not use these instructions. | |
| 1 | 0 | 0 | SAMPLE (/PRELOAD) | When the SAMPLE instruction is loaded in the instruction register, moving the TAP controller into the capture-DR state loads the data in the RAMs input and I/O buffers into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e., in a metastable state). Although allowing the TAP to SAMPLE metastable input will not harm the device, repeatable results cannot be expected. Moving the controller to shift-DR state then places the boundary scan register between the TDI and TDO balls. | 3, 5 |
| 1 | 0 | 1 | RESERVED | - | |
| 1 | 1 | 0 | RESERVED | - | |
| 1 | 1 | 1 | BYPASS | The BYPASS instruction is loaded in the instruction register when the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path. | |
| Not | <u> </u> | | | | |

Notes:

- 1. Data in output register is not guaranteed if EXTEST instruction is loaded.
- 2. After performing EXTEST, power-up conditions are required in order to return part to normal operation.
- 3. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup plus hold time (t_{CS} plus t_{CH}). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register.
- 4. Clock recovery initialization cycles are required after boundary scan.
- 5. For R1QD, R1QE, R1QF, R1QK, R1QL, R1QM, R1QP series, ODT is disabled in EXTEST, SAMPLE-Z or SAMPLE mode.



Boundary Scan Order

| D:// | | S | ignal name | s | | | S | ignal name | es |
|-------|---------|----|------------|-----|-------|---------|------|------------|------|
| Bit # | Ball ID | x9 | x18 | x36 | Bit # | Ball ID | x9 | x18 | x36 |
| 1 | 6R | /C | /C | /C | 36 | 10E | D3 | D6 | D6 |
| 2 | 6P C | | С | с | 37 | 10D | NC | NC | D15 |
| 3 | 6N | SA | SA | SA | 38 | 9E | NC | NC | Q15 |
| 4 | 7P | SA | SA | SA | 39 | 10C | NC | Q7 | Q7 |
| 5 | 7N | SA | SA | SA | 40 | 11D | NC | D7 | D7 |
| 6 | 7R | SA | SA | SA | 41 | 9C | NC | NC | D16 |
| 7 | 8R | SA | SA | SA | 42 | 9D | NC | NC | Q16 |
| 8 | 8P | SA | SA | SA | 43 | 11B | Q4 | Q8 | Q8 |
| 9 | 9R | SA | SA | SA | 44 | 11C | D4 | D8 | D8 |
| 10 | 11P | Q0 | Q0 | Q0 | 45 | 9B | NC | NC | D17 |
| 11 | 10P | D0 | D0 | D0 | 46 | 10B | NC | NC | Q17 |
| 12 | 10N | NC | NC | D9 | 47 | 11A | CQ | CQ | CQ |
| 13 | 9P | NC | NC | Q9 | 48 | 10A | SA | SA | NC |
| 14 | 10M | NC | Q1 | Q1 | 49 | 9A | SA | SA | SA |
| 15 | 11N | NC | D1 | D1 | 50 | 8B | SA | SA | SA |
| 16 | 9M | NC | NC | D10 | 51 | 7C | SA | SA | SA |
| 17 | 9N | NC | NC | Q10 | 52 | 6C | SA | SA | SA |
| 18 | 11L | Q1 | Q2 | Q2 | 53 | 8A | /LD | /LD | /LD |
| 19 | 11M | D1 | D2 | D2 | 54 | 7A | NC | NC | /BW1 |
| 20 | 9L | NC | NC | D11 | 55 | 7B | /BW | /BW0 | /BW0 |
| 21 | 10L | NC | NC | Q11 | 56 | 6B | К | K | К |
| 22 | 11K | NC | Q3 | Q3 | 57 | 6A | /K | /K | /K |
| 23 | 10K | NC | D3 | D3 | 58 | 5B | NC | NC | /BW3 |
| 24 | 9J | NC | NC | D12 | 59 | 5A | NC | /BW1 | /BW2 |
| 25 | 9K | NC | NC | Q12 | 60 | 4A | R-/W | R-/W | R-/W |
| 26 | 10J | Q2 | Q4 | Q4 | 61 | 5C | SA | SA | SA |
| 27 | 11J | D2 | D4 | D4 | 62 | 4B | SA | SA | SA |
| 28 | 11H | ZQ | ZQ | ZQ | 63 | 3A | SA | SA | SA |
| 29 | 10G | NC | NC | D13 | 64 | 2A | SA | NC | NC |
| 30 | 9G | NC | NC | Q13 | 65 | 1A | /CQ | /CQ | /CQ |
| 31 | 11F | NC | Q5 | Q5 | 66 | 2B | NC | Q9 | Q18 |
| 32 | 11G | NC | D5 | D5 | 67 | 3B | NC | D9 | D18 |
| 33 | 9F | NC | NC | D14 | 68 | 1C | NC | NC | D27 |
| 34 | 10F | NC | NC | Q14 | 69 | 1B | NC | NC | Q27 |
| 35 | 11E | Q3 | Q6 | Q6 | 70 | 3D | NC | Q10 | Q19 |



Boundary Scan Order

| Bit # | Ball ID | ID Signal names Bit # Ball I | | Ball ID | S | ignal name | S | | |
|-------|---------|------------------------------|-------|---------|-------|------------|---------------|---------------|---------------|
| DIL # | | x9 | x18 | x36 | DIL # | Dall ID | x9 | x18 | x36 |
| 71 | 3C | NC | D10 | D19 | 91 | 2L | Q7 | Q15 | Q24 |
| 72 | 1D | NC | NC | D28 | 92 | 3L | D7 | D15 | D24 |
| 73 | 2C | NC | NC | Q28 | 93 | 1M | NC | NC | D33 |
| 74 | 3E | Q5 | Q11 | Q20 | 94 | 1L | NC | NC | Q33 |
| 75 | 2D | D5 | D11 | D20 | 95 | 3N | NC | Q16 | Q25 |
| 76 | 2E | NC | NC | D29 | 96 | 3M | NC | D16 | D25 |
| 77 | 1E | NC | NC | Q29 | 97 | 1N | NC | NC | D34 |
| 78 | 2F | NC | Q12 | Q21 | 98 | 2M | NC | NC | Q34 |
| 79 | 3F | NC | D12 | D21 | 99 | 3P | Q8 | Q17 | Q26 |
| 80 | 1G | NC | NC | D30 | 100 | 2N | D8 | D17 | D26 |
| 81 | 1F | NC | NC | Q30 | 101 | 2P | NC | NC | D35 |
| 82 | 3G | Q6 | Q13 | Q22 | 102 | 1P | NC | NC | Q35 |
| 83 | 2G | D6 | D13 | D22 | 103 | 3R | SA | SA | SA |
| 84 | 1H | /DOFF | /DOFF | /DOFF | 104 | 4R | SA | SA | SA |
| 85 | 1J | NC | NC | D31 | 105 | 4P | SA | SA | SA |
| 86 | 2J | NC | NC | Q31 | 106 | 5P | SA | SA | SA |
| 87 | 3K | NC | Q14 | Q23 | 107 | 5N | SA | SA | SA |
| 88 | 3J | NC | D14 | D23 | 108 | 5R | SA | SA | SA |
| 89 | 2K | NC | NC | D32 | 109 | | INTER- NAL | INTER- NAL | INTER- NAL |
| 90 | 1K | NC | NC | Q32 | | | | | |

Notes:

In boundary scan mode,


1. Clock balls (K, /K, C, /C) are referenced to each other and must be at opposite logic levels for reliable operation.

2. CQ and /CQ data are synchronized to the respective C and /C (except EXTEST, SAMPLE-Z).


 If C and /C tied high, CQ is generated with respect to K and /CQ is generated with respect to /K (except EXTEST, SAMPLE-Z).



ID Register



TAP Controller State Diagram




No matter what the original state of the controller, it will enter Test-Logic-Reset when TMS is held high for at least five rising edges of TCK.

RENESAS

Package Dimensions and Marking Information

Both Pb parts and Pb-free parts are available.

| JEITA Package Code | Renesas Code | Previous Code | Mass (typ.) |
|----------------------|--------------|---------------|-------------|
| P-LBGA165-15x17-1.00 | PLBG0165FD-A | 165FHE | 0.6 g |





Revision History (1)

| Rev.Date#CommentRev. 0.00a'08.10.081Initial issue.Rev. 0.00b'08.10.091Corrected typos in "DC Characteristics": VOH/VOL=Day 0.00c'00.11.101Added"Speed Bin Table". | |
|--|--|
| Rev. 0. 00b '08. 10. 09 1 Corrected typos in "DC Characteristics": VOH/VOL= | |
| Addad "Speed Din Table" | $VDDQ/2 \pm 1.12 \rightarrow \pm 0.12.$ |
| | |
| Added "ODT timing chart" to QDR11+ and DDR11+ ser | |
| <u>1 Corrected typos in "General Description": ODT pin</u> | |
| Rev. 0. 00d '08. 11. 28 2 Updated "Recommended DC Operating Conditions": Vr | ef =0.68 \sim 0.95V \rightarrow 0.7 \sim |
| 0. 8V (11+ series). | |
| 3 Added comment to "Thermal Resistance" section: Th | <u>ese are reference values.</u> |
| Rev. 0. 00e '08. 12. 07 1 Added "Generation Number Table". | |
| 1 Changed Marking Name in "Part Number Definition T | ahle″ |
| | |
| Rev. 0. 00 f | nformation" section. |
| | |
| 4 Updated minimum frequency of QDRII+ and DDRII+ se | |
| 5 Changed pin name in "Pin Arrangement" of DDRII+ s | |
| 6 Added the row to "K Truth Table": RL=2.0 and RL=2 | |
| Rev. 0. 00g , and a set of the se | |
| | n. ODI UN/UTI SWILCHINg |
| -1 <u>1 timings are edge aligned with CQ or /CQ.</u> 3 Updated "Thermal Resistance". | |
| Rev. 0. 00h ' 09. 03. 04 1 Added "-50" speed bin to QDR 11 B2 x18/x36 series | |
| 1 Undeted "Deekege Dimensions": Nees-0.7-0.6g. A/m | |
| Rev. 0. 00i '09. 06. 15 1 Opdated <u>Package Dimensions</u> Mass-0. 7-0. 0g, A(m) 2 Updated <u>"Operating/Standby Supply Currents"</u> . | ax/=1.40 /1.4000. |
| Added comment to "Power-up and Initialization Seg | uence″ section: Annly Vref |
| Rev. 0. 01a '09. 10. 25 1 after Vddg or at the same time as Vddg. | |
| 2 Updated "Speed Bin Table". | |
| 1 Added "Renesas QDR SRAM Homepage URL" to notes of | front page. |
| 2 Updated "Power-up and Initialization Sequence". | |
| 2 Undeted "DLL Constraints" | |
| Rev. 0. 02a '10. 02. 01 <u>3 Optiated DLC constraints .</u> <u>4 Updated "Operating Supply Current" and "Standby S</u> | upply Current" |
| 5 Updated "Thermal Resistance". | |
| 6 Changed remarks of "AC Characteristics" on "Contr | ol signals". |
| 1 Changed company name, RENESAS logo and base color | from those of Renesas |
| Technology to Renesas Electronics. | |
| Rev. 0. 03a '10. 04. 01 ₂ Changed vender name marking in "Package Dimension | s and Marking Information" |
| ² section. | |
| 3 Added "A" generation to 72M series. | |
| 1 Changed the pin description for NC pin. | ″ · ″ 0 |
| Rev. 0. 04a '10. 06. 10 2 Changed note 4 of "TAP Controller Instruction Set | |
| ² initialization cycles are required after boundary | |
| Rev. 0. 05a '10. 06. 25 2 Added Note. 8 and Note. 9 to AC Characteristics tab | |
| 3 Updated Speed Bin Table for 144M. | 10 101 117 361163. |
| 1 Added Nate 2 to Constation Number Table | |
| Rev. 0. 05b 1 10. 07. 02 2 Updated Speed Bin Table for 36M and 72M. | |
| Undeted Operating Supply Current and Standby Supp | ly Current Table for 36M |
| Rev. 0. 05c 1 10. 07. 24 1 and 72M. | |
| Changed Initialization Sequence: Initial cycle of | + series = 2048cvcles |
| Rev. 0. 06a $ $ 10. 09. 20 $ $ 1 $ $ \rightarrow 20us. | |
| Rev. 0. 07a '10. 10. 06 1 Added Note. 9 to AC Characteristics table for II s | eries. |
| 1 Updated AC Characteristics for the series of RL=2 | |
| 2 Updated Speed Bin Table for 72M/36M/144M. | |
| 3 Added R1QNA, R1QPA series to 144M QDR lineup. | |
| Changed JTAG/ID Register(ID Code): | |
| Rev. 0. 07b ' 10. 10. 30 #27="0": 36M&72M w/o ODT, 144M, 288M | |
| 1″1″: 36M&72M w/ ODT | |
| #23= U ∶ 144M&288M w/o UDI, 36M, /2M | |
| ″1″: 144M&288M w/ ODT | |
| $\#(26, 25, 24) = "100" \rightarrow "101" (144M), "101" \rightarrow "110" (288)$ | M) |



Revision History (2)

| Rev. | Data | # | Comment | | | | |
|-----------|----------|---|---|----------|----------|---|--|
| | | | Added Note.7 to tQVLD in AC Characteristics table for II+ series. | | | | |
| | | 6 | Changed description of tQVLD in AC Characteristics table for RL=2 series: | | | | |
| Rev.0.08a | 11.05.23 | 2 | CQ high to QVLD valid \rightarrow /CQ high to QVLD valid. | | | | |
| Rev.0.00a | 11.05.25 | 3 | Updated Remarks 4 of AC Characteristics table. | | | | |
| | | 4 | Updated tKHKH(max) in AC Characteristics table for QDRII+ B2 series. | | | | |
| | | 5 | Added 13 x15 mm package lineup to 36M II+ & 72M II/II+ series. | | | | |
| | | | Updated "Package Dimensions" for 13 x15 mm package. | | | | |
| Rev.0.08b | 11.07.17 | 2 | Updated "Thermal Resistance" for 13 x15 mm package. | | | | |
| Rev.0.060 | | | 11.07.17 | 11.07.17 | 11.07.17 | 2 | Changed Title: "Ordering Information" \rightarrow "Part Number Definition", "Speed |
| | | 3 | Bin Table " \rightarrow "Renesas **M QDR/DDR SRAM Lineup" | | | | |
| Rev.0.09a | 11.09.14 | 1 | Updated Specification for ODT Option 2. | | | | |
| Rev.0.10a | 11.12.09 | 1 | Updated Part Number Definition table.(Added Note.4) | | | | |
| Rev.0.10b | 12.03.12 | 1 | Updated Part Number Definition table.(Added definition to No.10-11) | | | | |
| Rev.0.10c | 12.06.05 | 1 | Updated URL for Renesas QDR SRAM Homepage. | | | | |
| Rev.0.11 | 13.01.15 | 1 | Updated "Part Number Definition" for 13 x 15 mm Package | | | | |



Renesas Electronics Corporation Headquarters: Nippon Bldg., 2-6-2, Ote-machi, Chiyoda-ku, Tokyo 100-0004, Japan

NOTES:

- This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither 1. makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.
- Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples. You should not use the products or the technology described in this document for the purpose of military applications such as the development of weapons of mass 2
- 3 destruction or for the purpose of any other military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date
- 4. this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas products listed in this document, please confirm the latest product information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas such as that disclosed through our website. (http://www.renesas.com)
- Renesas has used reasonable care in compiling the information included in this document, but Renesas assumes no liability whatsoever for any damages incurred as a result of errors or omissions in the information included in this document. 5
- When using or otherwise relying on the information in this document, you should evaluate the information in light of the total system before deciding about the 6.
- applicability of such information to the internation in this document, you should evaluate the information in high of the outer system before declaring about the applicability of such information in this document are intended application. Renessas makes no representations, warranties or guaranties regarding the suitability of its products for any particular application and specifically disclaims any liability arising out of the application and use of the information in this document or Renessas products. The products described in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic applicates, etc.). The products are not designed, manufactured, tested or warranted for applications or otherwise in systems the failure or malfunction of which may cause a direct threat to human life or create a risk of human injury or which require especially high quality and 7. or undersea communication transmission. Unintended usage of the products shall be made at the customer's own risk. Renesas shall have no liability for damages arising out of the uses set forth above.

Notwithstanding the preceding paragraph, you should not use Renesas products for the purposes listed below:

- (1) artificial life support devices or systems(2) surgical implantations

 (3) healthcare intervention (e.g., excision, administration of medication, etc.)
 (4) any other purposes that pose a direct threat to human life
 Renesas shall have no liability for damages arising out of the uses set forth in the above and purchasers who elect to use Renesas products in any of the foregoing applications shall indemnify and hold harmless Renesas Electronics Corp., its affiliated companies and their officers, directors, and employees against any and all

- damages arising out of such applications. You should use the products described herein within the range specified by Renesas, especially with respect to the maximum rating, operating supply voltage range, 9 movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas shall have no liability for malfunctions or damages arising out of the use of Renesas products beyond such specified ranges.
- 10. Although Renesas endeavors to improve the quality and reliability of its products, IC products have specific characteristics such as the occurrence of failure at a injury or damage caused by fire in the event of the failure of a Renesas product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other applicable measures. Among others, since the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you. In case Renesas products listed in this document are detached from the products to which the Renesas products are attached or affixed, the risk of accident such
- 11 as swallowing by infants and small children is very high. You should implement safety measures so that Renesas products may not be easily detached from your products. Renesas shall have no liability for damages arising out of such detachment. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written approval from Renesas.
- 12
- 13 Please contact a Renesas sales office if you have any questions regarding the information contained in this document, Renesas semiconductor products, or if you have any other inquiries.

Renesas Sales Offices

RENESAS

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information.

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH. U.K Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd. 7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120. China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Renesas Electronics Hong Kong Limited

Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tel: +852-2886-9318, Fax: +852 2886-9022/9044

Renesas Electronics Taiwan Co., Ltd. 7F, No. 363 Fu Shing North Road Taipei, Taiwan, R.O.C. Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd. 1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632 Tel: +65-6213-0200, Fax: +65-6278-8001

Renesas Electronics Malaysia Sdn.Bhd. Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, JIn Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: +82-2-558-3737, Fax: +82-2-558-5141