ENESAS

RA2A2 Group

Renesas Microcontrollers

Ultra low power 48 MHz Arm® Cortex®-M23 core, up to 512-KB code flash memory, 48-KB SRAM, 12-bit A/D Converter, 24 bit Sigma-Delta A/D Converter, LCD Controller/driver, Independent power supply RTC, On-chip 32-bit multiplier and multiplyaccumulator, Security and Safety features.

Features

- Arm Cortex-M23 Core
	- Armv8-M architecture
	- Maximum operating frequency: 48 MHz
	- Arm Memory Protection Unit (Arm MPU) with 8 regions
	- Debug and Trace: DWT, FPB, CoreSight™ MTB-M23
	- CoreSight Debug Port: SW-DP

■ Memory

- Up to 512-KB code flash memory
- Bank Swap
- Dual bank flash (256 KB \times 2 banks)
- 8-KB data flash memory (100,000 program/erase (P/E) cycles)
- 48-KB SRAM
- Memory Protection Units (MPU) • Memory Mirror Function (MMF)
- 128-bit unique ID

■ Connectivity

- Serial Communications Interface (SCI) \times 5
- Asynchronous interfaces
- 8-bit clock synchronous interface
- Simple IIC Simple SPI
- Smart card interface
- Serial Peripheral Interface (SPI) \times 1
- I²C bus interface (IIC) \times 2

■ Analog

- 24-bit Sigma-Delta A/D Converter (SDADC24)
	- Sampling rate is 7.813 kHz/8.333 kHz or 3.906 kHz/4.166 kHz
	- Differential/Single-ended input mode, up to 7 ch
	- Main clock oscillator (MOSC) 12 MHz or 16 MHz
	- PLL clock multiplied from Sub-clock oscillator (SOSC) (32.768 kHz)
- High-speed on-chip oscillator (HOCO) (24/32/48/64 MHz)
- 12-bit A/D Converter (ADC12) • Temperature Sensor (TSN)
- Timers
	- General PWM Timer 16-bit (GPT16) \times 6
	- 16-bit Low Power Asynchronous General Purpose Timer (AGT) × 8
	- 32-bit Low Power Asynchronous General Purpose Timer (AGTW) \times 2
	- Watchdog Timer (WDT)

■ Human Machine Interface (HMI)

- Segment LCD Controller (SLCDC)
	- Internal voltage boosting method, capacitor split method, and external resistance division method are switchable
	- Segment signal output: 21 to 45 (when 8 com is not used)
	- Segment signal output: 17 to 41 (when 8 com is used)
	- Common signal output: 4 (when 8 com is not used) – Common signal output: 8 (when 8 com is used)
	- $-$ Waveform \breve{A} or B selectable
- On-Chip 32-Bit Multiplier and Multiply-Accumulator (MACL)
	- 32 bits \times 32 bits = 64 bits (unsigned or signed)
	- 32 bits \times 32 bits + 64 bits = 64 bits (unsigned or signed)
	- The results of multiply-and-accumulate operations (cumulative values) can be retained in any of 24 buffer channels and can be accessed with independent address.
- Safety
	- ECC in SRAM
	- SRAM parity error check
	- Flash area protection
	- ADC self-diagnosis function ● Clock Frequency Accuracy Measurement Circuit (CAC)
	- Cyclic Redundancy Check (CRC)
	- Data Operation Circuit (DOC)
- Port Output Enable for GPT (POEG)
- Independent Watchdog Timer (IWDT)
- GPIO readback level detection
- Register write protection ● Main oscillator stop detection
- Sub and main oscillation stop detection circuit for SDADC24 clock switch
- Illegal memory access
- Security and Encryption
- AES
	- Cipher modes of operation: ECB/CBC/CTR/GCM/CMAC/CCM – Encryption key length: 128/256 bits
- True Random Number Generator (TRNG)

■ System and Power Management

- Low power modes
- Event Link Controller (ELC)
- Data Transfer Controller (DTC) • Power-on reset
- Low Voltage Detection (LVD) with voltage settings
- Low Voltage Detection for EXLVDVBAT pin (select interrupt from 7 levels)
- Low Voltage Detection for VRTC pin (select interrupt from 4 levels)
- Low Voltage Detection for EXLVD pin (select interrupt from 1 level)
- Independent power supply RTC \times 1 (calendar for 99 years, alarm function, and clock correction function)
- On-chip RTC power-on-reset (RTCPOR) circuit for VRTC power supply

■ Multiple Clock Sources

- Main clock oscillator (MOSC) (1 to 20 MHz)
- Sub-clock oscillator (SOSC) (32.768 kHz)
- High-speed on-chip oscillator (HOCO) (24/32/48/64 MHz)
- Middle-speed on-chip oscillator (MOCO) (8 MHz)
- Low-speed on-chip oscillator (LOCO) (32.768 kHz)
- Clock trim function for HOCO/MOCO/LOCO
- IWDT-dedicated on-chip oscillator (15 kHz) • PLL clock for SDADC24
- Clock out support
- Up to 77 Pins for General I/O Ports, Including 3 Pins Input Only and 1 Pin Output Only
	- 5-V tolerance, open drain, input pull-up
- Operating Voltage
- VCC: 1.6 to 5.5 V

■ Operating Temperature and Packages

- Ta = -40° C to $+105^{\circ}$ C
	- -100 -pin LQFP (14 mm \times 14 mm, 0.5 mm pitch)
	- $-$ 80-pin LQFP (12 mm \times 12 mm, 0.5 mm pitch) -64 -pin LQFP (10 mm \times 10 mm, 0.5 mm pitch)

Datasheet

R01DS0418EJ0110

Rev.1.10 Dec 8, 2023

1. Overview

The MCU integrates multiple series of software- and pin-compatible Arm®-based 32-bit cores that share a common set of Renesas peripherals to facilitate design scalability.

The MCU in this series incorporates an energy-efficient Arm Cortex®-M23 32-bit core, that is particularly well suited for cost-sensitive and low-power applications, with the following features:

- Up to 512-KB (256 KB \times 2 banks) code flash memory
- \bullet 48-KB SRAM
- Memory Mirror Function (MMF)
- 12-bit A/D Converter (ADC12)
- 24-bit Sigma-Delta A/D Converter (SDADC24)
- Segment LCD Controller/driver
- Independent power supply RTC
- On-chip 32-bit multiplier and multiply-accumulator
- Security features

1.1 Function Outline

Table 1.1 Arm core

Table 1.2 Memory

Table 1.3 System (1 of 2)

Table 1.3 System (2 of 2)

Table 1.4 Event link

Table 1.5 Direct memory access

Table 1.6 Timers

Table 1.7 Communication interfaces

Table 1.8 Analog

Table 1.9 Human machine interfaces

Table 1.10 Data processing

Table 1.11 I/O ports

1.2 Block Diagram

Figure 1.1 shows a block diagram of the MCU superset. Some individual devices within the group have a subset of the features.

1.3 Part Numbering

[Figure 1.2](#page-6-0) shows the product part number information, including memory capacity and package type. [Table 1.12](#page-6-0) shows a list of products.

Figure 1.2 Part numbering scheme

Table 1.12 Product list

1.4 Function Comparison

Table 1.13 Function comparison

1.5 Pin Functions

Table 1.14 Pin functions (1 of 3)

Function	Signal	$1/O$	Description
Power supply	VCC	Input	Power supply pin. Connect it to the system power supply. Connect this pin to VSS by a 0.1-µF capacitor. Place the capacitor close to the pin.
	VCL	I/O	Connect this pin to the VSS pin by the smoothing capacitor used to stabilize the internal power supply. Place the capacitor close to the pin.
	VSS	Input	Ground pin. Connect it to the system power supply (0 V).
	VRTC	Input	Independent Power Supply for Sub-clock oscillator (XCIN, XCOUT) and RTC (RTCIC0-RTCIC2)
Voltage detector	EXLVD	Input	Low voltage detector for external pin
	EXLVDVBAT	Input	Low Voltage detector for battery backup
Clock	XTAL	Output	Pins for a crystal resonator. An external clock signal can be input through the EXTAL pin.
	EXTAL	Input	
	XCIN	Input	Input/output pins for the sub-clock oscillator. Connect a crystal resonator between XCOUT and XCIN.
	XCOUT	Output	
	CLKOUT	Output	Clock output pin
Operating mode control	MD	Input	Pin for setting the operating mode. The signal level on this pin must not be changed during operation mode transition on release from the reset state.
System control	RES	Input	Reset signal input pin. The MCU enters the reset state when this signal goes low.
CAC	CACREF	Input	Measurement reference clock input pin
On-chip debug	SWDIO	I/O	Serial wire debug data input/output pin
	SWCLK	Input	Serial wire clock pin
Interrupt	NMI	Input	Non-maskable interrupt request pin
	IRQ0 to IRQ11	Input	Maskable interrupt request pins
GPT	GTETRGA, GTETRGB	Input	External trigger input pins
	GTIOCnA ($n = 4$ to 9), GTIOCnB ($n = 4$ to 9)	1/O	Input capture, output compare, or PWM output pins
	GTIU	Input	Hall sensor input pin U
	GTIV	Input	Hall sensor input pin V
	GTIW	Input	Hall sensor input pin W
	GTOUUP	Output	3-phase PWM output for BLDC motor control (positive U phase)
	GTOULO	Output	3-phase PWM output for BLDC motor control (negative U phase)
	GTOVUP	Output	3-phase PWM output for BLDC motor control (positive V phase)
	GTOVLO	Output	3-phase PWM output for BLDC motor control (negative V phase)
	GTOWUP	Output	3-phase PWM output for BLDC motor control (positive W phase)
	GTOWLO	Output	3-phase PWM output for BLDC motor control (negative W phase)
AGT	AGTEEn $(n = 0 to 7)$	Input	External event input enable signals
	AGTIOn ($n = 0$ to 7)	I/O	External event input and pulse output pins
	AGTOn $(n = 0$ to 7)	Output	Pulse output pins
	AGTOAn $(n = 0$ to 7)	Output	Output compare match A output pins
	AGTOBn $(n = 0 to 7)$	Output	Output compare match B output pins

Table 1.14 Pin functions (2 of 3)

Table 1.14 Pin functions (3 of 3)

1.6 Pin Assignments

Figure 1.3 to [Figure 1.6](#page-13-0) show the pin assignments from the top view.

Figure 1.3 Pin assignment for LQFP 100-pin 7 ch (top view)

R01DS0418EJ0110 Rev.1.10

Dec 8, 2023

1.7 Pin Lists

Table 1.15 Pin list (1 of 4)

Table 1.15 Pin list (2 of 4)

Table 1.15 Pin list (3 of 4)

Table 1.15 Pin list (4 of 4)

Note: Several pin names have the added suffix of _A and _B. The suffix can be ignored when assigning functionality.

Note 1. MCU Version 1.0 has the following restriction. The restriction is not required for MCU Version 1.1.

When using SEG17 with the internal voltage boost method, stop the voltage boosting circuit operation when the VCC voltage is lower than the LCD drive voltage V_{L4} (V_{L4} > VCC).

2. Electrical Characteristics

Unless otherwise specified, the electrical characteristics of the MCU are defined under the following conditions:

 $VCC^{\star}1 = \text{AVCC} = 1.6$ to 5.5 V, VRTC = 1.6 to 5.5 V, VREFH0 = 1.6 V to VCC

 $VSS = AVSS = VREFLO = 0 V, Ta = T_{onr}$

Note 1. The typical condition is set to VCC = 3.3 V.

Figure 2.1 shows the timing conditions.

Figure 2.1 Input or output timing measurement conditions

The measurement conditions of the timing specifications for each peripheral are recommended for the best peripheral operation. However, make sure to adjust driving abilities for each pin to meet the conditions of your system.

Each function pin used for the same function must select the same drive ability. If the I/O drive ability of each function pin is mixed, the AC characteristics of each function are not guaranteed.

2.1 Absolute Maximum Ratings

Table 2.1 Absolute maximum ratings (1 of 2)

Table 2.1 Absolute maximum ratings (2 of 2)

Note 1. Ports P410 and P411 are 5V-tolerant.

When the ports are used as the IIC function, there is no problem even if the input pull-up power supply while the device is not powered. However, the current injection that results from input of such a signal or I/O pull-up might cause malfunction and the abnormal current that passes in the device at this time might cause degradation of internal elements.

Note 2. See section 2.2.1. Ti/Ta Definition.

Note 3. Contact Renesas Electronics sales office for information on derating operation under Ta = +105°C.

Derating is the systematic reduction of load for improved reliability.

Note 4. The upper limit of the operating temperature is 105°C, depending on the product.

Note 5. Must be 6.5 V or lower.

Note 6. This value defines the absolute maximum rating of AREGC, AVCM, and AVRT terminal. Do not use with voltage applied.

Note 7. The SDADC24 conversion target pin must not exceed AREGC +0.3 V.

Note 8. When using the internal voltage boosting method or capacitance split method, connect these VL1 to VL4 pins to VSS with a capacitor (0.47 μ F ± 30%), and connect a capacitor (0.47 μ F ± 30%) between the CAPL and CAPH pins.

Caution: Permanent damage to the MCU may result if absolute maximum ratings are exceeded.

To preclude any malfunctions due to noise interference, insert capacitors with high frequency characteristics between the VCC and VSS pins, between the AVCC and AVSS pins, and between the VREFH0 and VREFL0 pins when VREFH0 is selected as the high potential reference voltage for the ADC12. Place capacitors of the following value as close as possible to every power supply pin and use the shortest and heaviest possible traces:

- **VCC and VSS: about 0.1 µF**
- **VRTC and VSS: about 0.1 µF**
- **AVCC and AVSS: about 0.1 µF and 10 µF in parallel**
- **VREFH0 and VREFL0: about 0.1 µF**

Also, connect capacitors as stabilization capacitance.

Connect the VCL pin to a VSS pin by a 4.7 µF capacitor. Each capacitor must be placed close to the pin.

- **VCL and VSS: 4.7 µF**
- **AREGC and AVSS: 0.47 µF**
- **AVCM and AVSS: 0.47 µF**
- **AVRT and AVSS: 0.47 µF**

Table 2.2 Recommended operating conditions

Note 1. Use AVCC and VCC under the following conditions:

AVCC = VCC

Note 2. When powering on the VCC and AVCC pins, power them on at the same time or the VCC pin first and then the AVCC pins. When powering off the VCC and AVCC pins, power them off at the same time or the AVCC pin first and then the VCC pins.

2.2 DC Characteristics

2.2.1 Tj/Ta Definition

Table 2.3 DC characteristics

Conditions: Products with operating temperature (Ta) -40 to +105°C

Note: Make sure that Tj = T_a + θja × total power consumption (W), where total power consumption = (VCC - V_{OH}) × Σl_{OH} + V_{OL} × Σl_{OL} + I_{CC}max × VCC.

Note 1. The upper limit of operating temperature is 105°C, depending on the product. If the part number shows the operation temperature at 105°C, then the maximum value of Tj is 125°C.

2.2.2 $I/O V_{IH}$, V_{IL}

Table 2.4 I/O VIH, VIL

Conditions: $VCC = AVCC = 1.6$ to 5.5 V, VRTC = 1.6 to 5.5 V

Note 1. SCL0, SDA0 (total 2 pins). 5V-tolerant ports are used as N-ch open-drain ports.

Note 2. SCL0, SCL1, SDA0, SDA1 (total 4 pins)

Note 3. P410, P411 (total 2 pins). 5V-tolerant ports are used as normal CMOS ports.

Note 4. $PmnPFS.$ ISEL = 1.

Note 5. PmnPFS.PMR = 1.

- Note 6. This is the hysteresis characteristic of the Schmitt Trigger circuit.
- Note 7. When inputting a high level to P400 to P402 (RTCIC0 to RTCIC2), connect the pins individually to the higher voltage of VCC and VRTC through a resistor.

2.2.3 $I/O I_{OH}$, I_{OL}

Table 2.5 I/O IOH, IOL (1 of 3)

Conditions: $VCC = AVCC = 1.6$ to 5.5 V

Table 2.5 I/O IOH, IOL (2 of 3)

Conditions: $VCC = AVCC = 1.6$ to 5.5 V

Table 2.5 I/O IOH, IOL (3 of 3)

Conditions: $VCC = AVCC = 1.6$ to 5.5 V

Note 1. Except for Ports P200, P214, and P215, which are input ports.

Note 2. Specification under conditions where the duty factor ≤ 70%.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

Total output current of pins = $(l_{OH} \times 0.7)/(n \times 0.01)$

 \leq Example> Where n = 80% and I_{OH} = -30.0 mA

Total output current of pins = $(-30.0 \times 0.7)/(80 \times 0.01) \approx -26.2 \text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor.

Caution: To protect the reliability of the MCU, the output current values should not exceed the values in [Table 2.5](#page-22-0).

2.2.4 I/O V_{OH}, V_{OL}, and Other Characteristics

Table 2.6 I/O VOH, VOL (1)

Conditions: $VCC = AVCC = 4.0$ to 5.5 V

Note 1. Except for Ports P200, P214, and P215, which are input ports.

Table 2.7 I/O VOH, VOL (2)

Conditions: $VCC = AVCC = 2.7$ to 4.0 V

Note 1. Except for Ports P200, P214, and P215, which are input ports.

Table 2.8 I/O VOH, VOL (3)

Conditions: VCC = AVCC = 1.6 to 2.7 V

Note 1. Except for Ports P200, P214, and P215, which are input ports.

Table 2.9 I/O other characteristics

Note 1. P410-411 (total 2 pins)

2.2.5 Operating and Standby Current

Table 2.10 Operating and standby current (1) (1 of 2)

Conditions: $VCC = AVCC = 1.6$ to 5.5 V

Table 2.10 Operating and standby current (1) (2 of 2)

Note 1. Supply current is the total current flowing into VCC and VRTC. Supply current values apply when internal pull-up MOSs are in the off state and these values do not include output charge/discharge current from any of the pins.

Note 2. The clock source is HOCO.

Note 3. The clock source is MOCO.

Note 4. The clock source is the sub-clock oscillator.

Note 5. This does not include BGO and A/D operation.

Note 6. This is the increase for programming or erasure of the flash memory for data storage during program execution.

Note 7. PCLKB and PCLKD are set to divided by 64.

Note 8. PCLKB and PCLKD are the same frequency as that of ICLK.

Note 9. PCLKB are set to be divided by 2 and PCLKD is the same frequency as that of ICLK.

Note 10. VCC = 3.3 V.

Note 11. The prefetch is operating.

Table 2.11 Operating and standby current (2)

Conditions: $VCC = AVCC = 1.6$ to 5.5 V

Note 1. Supply current is the total current flowing into VCC. Supply current values apply when internal pull-up MOSs are in the off state and these values do not include output charge/discharge current from any of the pins.

Note 2. The IWDT and LVD are not operating.

Note 3. VCC = 3.3 V.

Note 4. Current flowing to VRTC pin, includes RTC power supply, sub-oscillation circuit current, and RTC.

Table 2.12 Operating and standby current (3)

Conditions: $VCC = AVCC = 0$ V, $VRTC = 1.6$ to 5.5 V, $VSS = AVSS = 0$ V

Note 1. Supply current values do not include output charge/discharge current from all pins. The values apply when internal pull-up MOS transistors are in the off state. The supply current is total current flowing into VRTC.

Note 2. Current flowing to VRTC pin, including RTC power supply, sub-oscillation circuit current, and RTC.

Note 3. Typ Ta = 25° C, max Ta = 105° C.

Table 2.13 Operating and standby current (4) (1 of 2)

Conditions: $VCC = AVCC = 1.6$ to 5.5 V

Table 2.13 Operating and standby current (4) (2 of 2)

Conditions: VCC = AVCC = 1.6 to 5.5 V

Note 1. When the MCU is in Software Standby mode or the MSTPCRD.MSTPD16 (ADC120 module-stop bit) is in the module-stop state.

Note 2. Typ condition is 3.0 V, 25°C, and the current is the current flowing to AVDD pin.

Note 3. Not including the current of PLL.

Note 4. When the MCU is in the MSTPCRD.MSTPD17 (SDADC24 module-stop bit) is in the module-stop state.

Note 5. Conditions of the Typ. value and Max. value are as follows:

- Setting 20 pins as the segment function and blinking all
- Selecting f_{SUB} for system clock when LCD clock = 128 Hz (LCDC0 = 07H)
- Setting four time slices and 1/3 bias.

Note 6. Not including the current flowing into the external division resistor when using the external resistance division method.

2.2.6 VCC Rise and Fall Gradient and Ripple Frequency

Table 2.14 VCC rise and fall gradient characteristics

Conditions: $VCC = AVCC = 0$ to 5.5 V

Note 1. When OFS1.LVDAS = 0.

Note 2. At boot mode, the reset from voltage monitor 0 is disabled regardless of the value of OFS1.LVDAS bit.

Table 2.15 Rising and falling gradient and ripple frequency characteristics

Conditions: $VCC = AVCC = 1.6$ to 5.5 V

The ripple voltage must meet the allowable ripple frequency $f_{r(VCC)}$ within the range between the VCC upper limit (5.5 V) and lower limit (1.6 V).

Figure 2.2 Ripple waveform

2.2.7 VRTC Rise and Fall Gradient

Table 2.16 VRTC rise and fall gradient characteristics

Conditions: $VRTC = AVCC = 0$ to 5.5 V

2.3 AC Characteristics

2.3.1 Frequency

Table 2.17 Operation frequency in high-speed operating mode

Conditions: VCC = AVCC = 1.8 to 5.5 V

Note 1. The lower-limit frequency of ICLK is 1 MHz while programming or erasing the flash memory. When using ICLK for programming or erasing the flash memory at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note 2. The frequency accuracy of ICLK must be \pm 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 3. The lower-limit frequency of PCLKD is 1 MHz when the ADC12 is in use.

Note 4. The maximum value of operation frequency does not include internal oscillator errors. For details on the range for guaranteed operation, see [Table 2.21](#page-34-0).

Note 5. The lower-limit frequency of PCLKB is 1 MHz when the SDADC24 is in use.

Table 2.18 Operation frequency in middle-speed mode

Conditions: $VCC = AVCC = 1.6$ to 5.5 V

Note 1. The lower-limit frequency of ICLK is 1 MHz while programming or erasing the flash memory. When using ICLK for programming or erasing the flash memory at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note 2. The frequency accuracy of ICLK must be ± 1.0% while programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 3. The lower-limit frequency of PCLKD is 1 MHz when the ADC12 is in use.

Note 4. The maximum value of operation frequency does not include internal oscillator errors. For details on the range for guaranteed operation, see [Table 2.21](#page-34-0).

Note 5. The lower-limit frequency of PCLKB is 1 MHz when the SDADC24 is in use.

Table 2.19 Operation frequency in low-speed mode

Conditions: $VCC = AVCC = 1.6$ to 5.5 V

Note 1. The lower-limit frequency of ICLK is 1 MHz while programming or erasing the flash memory.

Note 2. The frequency accuracy of ICLK must be ± 1.0% while programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 3. The lower-limit frequency of PCLKD is 1 MHz when the ADC12 is in use.

Note 4. The maximum value of operation frequency does not include internal oscillator errors. For details on the range for guaranteed operation, see [Table 2.21](#page-34-0).

Note 5. The lower-limit frequency of PCLKB is 1 MHz when the SDADC24 is in use.

Table 2.20 Operation frequency in Subosc-speed mode

Conditions: VCC = AVCC = 1.6 to 5.5 V

Note 1. Programming and erasing the flash memory is not possible.

Note 2. The ADC12 cannot be used.

Note 3. The SDADC24 cannot be used when PCLKB is selected to subosc, but operating clock of SDADC24 can use PLL clock multiplied from subosc.

2.3.2 Clock Timing

Table 2.21 Clock timing (1 of 2)

Table 2.21 Clock timing (2 of 2)

Note 1. Time until the clock can be used after the Main Clock Oscillator stop bit (MOSCCR.MOSTP) is set to 0 (operating) when the external clock is stable.

Note 2. After changing the setting of the SOSCCR.SOSTP bit to start sub-clock oscillator operation, only start using the sub-clock oscillator after the sub-clock oscillation stabilization wait time elapsed. Use the oscillator wait time value recommended by the oscillator manufacturer.

Note 3. This is a characteristic when the HOCOCR.HCSTP bit is set to 0 (oscillation) in the MOCO stop state. When the HOCOCR.HCSTP bit is set to 0 (oscillation) during MOCO oscillation, this specification is shortened by 1 µs.

Note 4. Check OSCSF.HOCOSF to confirm whether stabilization time has elapsed.

Note 5. Accuracy at production test.

Note 6. The power supply of sub-clock oscillator is VRTC.

Note 7. The VCC range that the PLL can be used is 2.4 to 5.5 V (same as the power supply range of 24-bit Sigma-Delta A/D converter).

Note 8. This is a characteristic when PLLCR.PLLSTP bit is set to 0 (operation) in SUBOSC operation state. After setting the PLLSTP bit to 0, confirm that the OSCSF.PLLSF bit is set to 1 before using the PLL clock for 24-bit Sigma-Delta A/D converter clock (SDADCCLK).

Figure 2.3 EXTAL external clock input timing

Figure 2.4 LOCO clock oscillation start timing

Figure 2.6 Sub-clock oscillation start timing

2.3.3 Reset Timing

Table 2.22 Reset timing

Note 1. When OFS1.LVDAS = 0.

Note 2. When OFS1.LVDAS = 1.

Figure 2.8 Reset input timing at power-on

2.3.4 Wakeup Time

Note 1. The division ratio of ICLK and PCLKx is the minimum division ratio within the allowable frequency range. The recovery time is determined by the system clock source.

Note 2. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05.

Note 3. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00.

Parameter				Symbol	Min	Typ	Max	Unit	Test conditions
Recovery time from Software Standby mode ^{*1}	Middle- speed mode	Crystal resonator connected to main clock oscillator	System clock source is main clock oscillator (20 $MHz)*2$	t _{SBYMC}		$\overline{2}$	3	ms	
		input to main clock oscillator	External clock System clock source is main clock oscillator (20 $MHz)*3$ $VCC = 1.8 V to 5.5$ V	t _{SBYEX}		2.4	3.1	μs	
			System clock source is main clock oscillator (20 $MHz)*3$ $VCC = 1.6 V to 1.8$ \vee			11.7	13		
		System clock source is HOCO ^{*4}	$VCC = 1.8 V to 5.5$ V	t _{SBYHO}		5.2	6.5	μs	Figure 2.11
			$VCC = 1.6 V to 1.8$ \vee			13.2	15		
		System clock source is MOCO (8 MHz)	$VCC = 1.8 V to 5.5$ \vee	t _{SBYMO}		$\overline{4}$	5	μs	
			$VCC = 1.6 V to 1.8$ \vee			7.2	9		

Table 2.24 Timing of recovery from low power modes (2)

Note 1. The division ratio of ICLK and PCLKx is the minimum division ratio within the allowable frequency range. The recovery time is determined by the system clock source.

Note 2. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05.

Note 3. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00.

Note 4. The system clock is 24 MHz.

Note 1. The division ratio of ICLK and PCLKx is the minimum division ratio within the allowable frequency range. The recovery time is determined by the system clock source.

Note 2. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x05.

Note 3. The Main Clock Oscillator Wait Control Register (MOSCWTCR) is set to 0x00.

Note 1. The sub-clock oscillator or LOCO itself continues oscillating in Software Standby mode during Subosc-speed mode.

Figure 2.12 Recovery timing from Software Standby mode to Snooze mode

2.3.5 NMI and IRQ Noise Filter

Table 2.28 NMI and IRQ noise filter

Note: 200 ns minimum in Software Standby mode.

Note: If the clock source is being switched it is needed to add 4 clock cycle of switched source.

Note 1. t_{Pcyc} indicates the PCLKB cycle.

Note 2. t_{NMICK} indicates the cycle of the NMI digital filter sampling clock.

Note 3. t_{IROCK} indicates the cycle of the IRQi digital filter sampling clock (i = 0 to 7).

Figure 2.13 NMI interrupt input timing

Figure 2.14 IRQ interrupt input timing

2.3.6 I/O Ports, POEG, GPT, AGT/AGTW, and ADC12 Trigger Timing

Note 1. Constraints on AGTIO input: $t_{Pcyc} \times 2$ (t_{Pcyc} : PCLKB cycle) < t_{ACYC} .

Figure 2.18 AGT/AGTW I/O timing

2.3.7 CAC Timing

Table 2.30 CAC timing

Conditions: $VCC = AVCC = 1.6$ to 5.5 V

Note 1. t_{Pcyc}: PCLKB cycle.

Note 2. t_{CAC} : CAC count clock source cycle.

٦

2.3.8 SCI Timing

Table 2.31 SCI timing (1)

Conditions: $VCC = AVCC = 1.6$ to 5.5 V

Figure 2.21 SCI input/output timing in clock synchronous mode

Table 2.32 SCI timing (2) (1 of 2)

Conditions: $VCC = AVCC = 1.6$ to 5.5 V

Table 2.32 SCI timing (2) (2 of 2)

Note 1. t_{Pcyc}: PCLKB cycle.

Table 2.33 SCI timing (3)

Note 1. t_{IICcyc} : Clock cycle selected by the SMR.CKS[1:0] bits.

Note 2. C_b indicates the total capacity of the bus line.

2.3.9 SPI Timing

Table 2.34 SPI timing (1 of 3)

Table 2.34 SPI timing (2 of 3)

Table 2.34 SPI timing (3 of 3)

Note 1. t_{Pcyc}: PCLKB cycle.

Note 2. N is set as an integer from 1 to 8 by the SPCKD register.

Note 3. N is set as an integer from 1 to 8 by the SSLND register.

Figure 2.30 SPI timing (master, CPHA = 0) (bit rate: PCLKB division ratio is set to 1/2)

2.3.10 IIC Timing

Table 2.35 IIC timing

Conditions: $VCC = AVCC = 2.7$ to 5.5 V

Note: t_{IICcyc} : IIC internal reference clock (IIC φ) cycle, t_{Pcyc} : PCLKB cycle

Note 1. Values in parentheses apply when ICMR3.NF[1:0] is set to 11b while the digital filter is enabled with ICFER.NFE set to 1.

2.3.11 CLKOUT Timing

Table 2.36 CLKOUT timing

Note 1. When the EXTAL external clock input or an oscillator is used with division by 1 (the CKOCR.CKOSEL[2:0] bits are 011b and the CKOCR.CKODIV[2:0] bits are 000b) to output from CLKOUT, specifications in Table 2.36 should be satisfied with 45% to 55% of input duty cycle.

Note 2. When MOCO is selected as the clock output source (the CKOCR.CKOSEL[2:0] bits are 001b), set the clock output division ratio to be divided by 2 (the CKOCR.CKODIV[2:0] bits are 001b).

Figure 2.37 AVCC to VREFH0 voltage range

Table 2.37 A/D conversion characteristics (1) in high-speed A/D conversion mode (1 of 2)

Conditions: VCC = AVCC = VREFH0 = 4.5 to 5.5 V^{[*5](#page-60-0)}, VSS = AVSS0 = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

Table 2.37 A/D conversion characteristics (1) in high-speed A/D conversion mode (2 of 2)

Conditions: $VCC = AVCC = VREFH0 = 4.5$ to 5.5 V^{5} , $VSS = AVSS0 = VREFL0 = 0 \text{ V}$ Reference voltage range applied to the VREFH0 and VREFL0.

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4. I/O VOH, VOL, and Other Characteristics](#page-25-0).

Note 3. Reference data.

Note 4. () lists sampling time.

Note 5. When VREFH0 < AVCC, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between AVCC and VREFH0, it should be added ±0.5 LSB/V to the Max spec. INL integral non-linearity error:

For voltage difference between AVCC and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Table 2.38 A/D conversion characteristics (2) in high-speed A/D conversion mode

Conditions: $VCC = AVCC = VRFFH0 = 2.7$ to 5.5 V^{5}, VSS = AVSS = VRFFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4. I/O VOH, VOL, and Other Characteristics](#page-25-0).

- Note 3. Reference data.
- Note 4. () lists sampling time.
- Note 5. When VREFH0 < AVCC, the MAX. values are as follows. Absolute accuracy/Offset error/Full-scale error: For voltage difference between AVCC and VREFH0, it should be added ±0.5 LSB/V to the Max spec. INL integral non-linearity error: For voltage difference between AVCC and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Table 2.39 A/D conversion characteristics (3) in high-speed A/D conversion mode

Conditions: $VCC = AVCC = VREFH0 = 2.4$ to 5.5 V^{*5}, VSS = AVSS = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4. I/O VOH, VOL, and Other Characteristics](#page-25-0).

Note 3. Reference data.

Note 4. () lists sampling time.

Note 5. When VREFH0 < AVCC, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between AVCC and VREFH0, it should be added ±0.5 LSB/V to the Max spec. INL integral non-linearity error:

For voltage difference between AVCC and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Table 2.40 A/D conversion characteristics (4) in low-power A/D conversion mode (1 of 2)

Conditions: $VCC = AVCC = VREFH0 = 2.7$ to $5.5 V^{5}$, $VSS = AVSS = VREFL0 = 0 V$ Reference voltage range applied to the VREFH0 and VREFL0.

Table 2.40 A/D conversion characteristics (4) in low-power A/D conversion mode (2 of 2)

Conditions: $VCC = AVCC = VREFH0 = 2.7$ to $5.5 V^{5}$, $VSS = AVSS = VREFL0 = 0$ V Reference voltage range applied to the VREFH0 and VREFL0.

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4. I/O VOH, VOL, and Other Characteristics](#page-25-0).

Note 3. Reference data.

Note 4. () lists sampling time.

Note 5. When VREFH0 < AVCC, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between AVCC and VREFH0, it should be added ±0.5 LSB/V to the Max spec. INL integral non-linearity error:

For voltage difference between AVCC and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Table 2.41 A/D conversion characteristics (5) in low-power A/D conversion mode

Conditions: $VCC = AVCC = VRFFH0 = 2.4$ to 5.5 V^{$*5$} VSS = AVSS = VRFFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4. I/O VOH, VOL, and Other Characteristics](#page-25-0).

- Note 3. Reference data.
- Note 4. () lists sampling time.
- Note 5. When VREFH0 < AVCC, the MAX. values are as follows. Absolute accuracy/Offset error/Full-scale error: For voltage difference between AVCC and VREFH0, it should be added ±0.5 LSB/V to the Max spec. INL integral non-linearity error: For voltage difference between AVCC and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Table 2.42 A/D conversion characteristics (6) in low-power A/D conversion mode

Conditions: VCC = AVCC = VREFH0 = 1.8 to 5.5 V^{5} , VSS = AVSS = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4. I/O VOH, VOL, and Other Characteristics](#page-25-0).

Note 3. Reference data.

Note 4. () lists sampling time.

Note 5. When VREFH0 < AVCC, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between AVCC and VREFH0, it should be added ±0.5 LSB/V to the Max spec. INL integral non-linearity error:

For voltage difference between AVCC and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Table 2.43 A/D conversion characteristics (7) in low-power A/D conversion mode (1 of 2)

Conditions: $VCC = AVCC = VREFH0 = 1.6$ to 5.5 V^{5}, VSS = AVSS = VREFL0 = 0 V Reference voltage range applied to the VREFH0 and VREFL0.

Table 2.43 A/D conversion characteristics (7) in low-power A/D conversion mode (2 of 2)

Conditions: $VCC = AVCC = VREFH0 = 1.6$ to $5.5 V^{5}$, $VSS = AVSS = VREFL0 = 0$ V Reference voltage range applied to the VREFH0 and VREFL0.

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4. I/O VOH, VOL, and Other Characteristics](#page-25-0).

Note 3. Reference data.

Note 4. () lists sampling time.

Note 5. When VREFH0 < AVCC, the MAX. values are as follows.

Absolute accuracy/Offset error/Full-scale error:

For voltage difference between AVCC and VREFH0, it should be added ±0.5 LSB/V to the Max spec. INL integral non-linearity error:

For voltage difference between AVCC and VREFH0, it should be added ±0.2 LSB/V to the Max spec.

Table 2.44 A/D conversion characteristics (1) in high-speed A/D conversion mode (1 of 2)

Conditions: $VCC = AVCC = 2.7$ to 5.5 V, $VSS = AVSS = 0$ V

Reference voltage range applied to the AVCC and AVSS.

Table 2.44 A/D conversion characteristics (1) in high-speed A/D conversion mode (2 of 2)

Conditions: $VCC = AVCC = 2.7$ to 5.5 V, $VSS = AVSS = 0$ V

Reference voltage range applied to the AVCC and AVSS.

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4. I/O VOH, VOL, and Other Characteristics](#page-25-0).

Note 3. Reference data.

Note 4. () lists sampling time.

Table 2.45 A/D conversion characteristics (2) in high-speed A/D conversion mode

Conditions: $VCC = AVCC = 2.7$ to 5.5 V, $VSS = AVSS = 0$ V Reference voltage range applied to the AVCC and AVSS.

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4. I/O VOH, VOL, and Other Characteristics](#page-25-0).

Note 3. Reference data.

Note 4. () lists sampling time.

Table 2.46 A/D conversion characteristics (3) in high-speed A/D conversion mode (1 of 2)

Conditions: $VCC = AVCC = 2.4$ to 5.5 V, $VSS = AVSS = 0$ V

Reference voltage range applied to the AVCC and AVSS.

Table 2.46 A/D conversion characteristics (3) in high-speed A/D conversion mode (2 of 2)

Conditions: $VCC = AVCC = 2.4$ to 5.5 V, $VSS = AVSS = 0$ V Reference voltage range applied to the AVCC and AVSS.

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4. I/O VOH, VOL, and Other Characteristics](#page-25-0).

Note 3. Reference data.

Note 4. () lists sampling time.

Table 2.47 A/D conversion characteristics (4) in low-power A/D conversion mode

Conditions: $VCC = AVCC = 2.7$ to 5.5 V, $VSS = AVSS = 0$ V

Reference voltage range applied to the AVCC and AVSS.

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4. I/O VOH, VOL, and Other Characteristics](#page-25-0).

Note 3. Reference data.

Note 4. () lists sampling time.

Table 2.48 A/D conversion characteristics (5) in low-power A/D conversion mode

Conditions: $VCC = AVCC = 2.4$ to 5.5 V, $VSS = AVSS = 0$ V Reference voltage range applied to the AVCC and AVSS.

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4. I/O VOH, VOL, and Other Characteristics](#page-25-0).

Note 3. Reference data.

Note 4. () lists sampling time.

Table 2.49 A/D conversion characteristics (6) in low-power A/D conversion mode

Conditions: $VCC = AVCC = 1.8$ to 5.5 V, VSS = AVSS = 0 V Reference voltage range applied to the AVCC and AVSS.

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4. I/O VOH, VOL, and Other Characteristics](#page-25-0).

Note 3. Reference data.

Note 4. () lists sampling time.

Table 2.50 A/D conversion characteristics (7) in low-power A/D conversion mode

Conditions: $VCC = AVCC = 1.6$ to 5.5 V, $VSS = AVSS = 0$ V Reference voltage range applied to the AVCC and AVSS.

Note: The characteristics apply when no pin functions other than 12-bit A/D converter input are used. Absolute accuracy does not include quantization errors. Offset error, full-scale error, DNL differential nonlinearity error, and INL integral nonlinearity error do not include quantization errors.

Note 1. The conversion time is the sum of the sampling time and the comparison time. The number of sampling states is indicated for the test conditions.

Note 2. Except for I/O input capacitance (Cin), see [section 2.2.4. I/O VOH, VOL, and Other Characteristics](#page-25-0).

Note 3. Reference data.

Note 4. () lists sampling time.

Figure 2.38 shows the equivalent circuit for analog input.

Table 2.52 A/D internal reference voltage characteristics

Conditions: $VCC = AVCC = VREFH0 = 1.8$ to $5.5 V^{\text{*1}}$

Note 1. The internal reference voltage cannot be selected for input channels when AVCC < 1.8 V.

Note 2. The 12-bit A/D internal reference voltage indicates the voltage when the internal reference voltage is input to the 12-bit A/D converter.

Note 3. When the internal reference voltage is selected as the high-potential reference voltage.

Note 4. When the internal reference voltage is converted.

Figure 2.39 Illustration of 12-bit A/D converter characteristic terms

Absolute accuracy

Absolute accuracy is the difference between output code based on the theoretical A/D conversion characteristics, and the actual A/D conversion result. When measuring absolute accuracy, the voltage at the midpoint of the width of the analog input voltage (1-LSB width), which can meet the expectation of outputting an equal code based on the theoretical A/D conversion characteristics, is used as the analog input voltage. For example, if 12-bit resolution is used and the reference voltage VREFH0 = 3.072 V, then 1-LSB width becomes 0.75 mV, and 0 mV, 0.75 mV, and 1.5 mV are used as the analog input voltages. If analog input voltage is 6 mV , an absolute accuracy of ± 5 LSB means that the actual A/D conversion result is in the range of 0x003 to 0x00D, though an output code of 0x008 can be expected from the theoretical A/D conversion characteristics.

Integral nonlinearity error (INL)

Integral nonlinearity error is the maximum deviation between the ideal line when the measured offset and full-scale errors are zeroed, and the actual output code.

Differential nonlinearity error (DNL)

Differential nonlinearity error is the difference between 1-LSB width based on the ideal A/D conversion characteristics and the width of the actual output code.

Offset error

Offset error is the difference between the transition point of the ideal first output code and the actual first output code.

Full-scale error

Full-scale error is the difference between the transition point of the ideal last output code and the actual last output code.

2.5 SDADC24 Characteristics

2.5.1 Reference Voltage

Table 2.53 Reference voltage characteristics

Conditions: $VCC = AVCC = 2.4$ to 5.5 V, $VSS = AVSS = 0$ V

Note 1. This is as stipulated by the BOX method.

 Tj = -40 to 120°C after trimming.

2.5.2 Analog Input

Table 2.54 Analog input characteristics (1 of 2)

Table 2.54 Analog input characteristics (2 of 2)

Note 1. Differential voltage (AINP - AINN), single-ended input AINP, AINN = PGA input common voltage.

2.5.3 4 kHz Sampling Mode (f_{OS} = 1.5 MHz)

Table 2.55 4 kHz sampling mode (f_{OS} = 1.5 MHz) characteristics

Conditions: $VCC = AVCC = 2.4$ to 5.5 V, $VSS = AVSS = 0$ V, ANINn and ANIPn (n = 0 to 6)

- Note 1. The operating clock frequency should be selected to 12 MHz at this mode for 24-bit Sigma-Delta A/D converter. When external clock input (12 MHz) or high- speed on-chip oscillator (24 MHz / 2 or 48 MHz / 4) or PLL clock of sub oscillation (12 MHz) is used as SDADC clock frequency (SDADCCLK), set bits [1:0] (CK[1:0]) of register SDADCCR to 10b and bits [29:28] (FR[1:0]) of register SDADMR to 00b.
- Note 2. It is not guaranteed value but only a design target.

2.5.4 4 kHz Sampling Mode (f_{OS} = 1.6 MHz)

Table 2.56 4 kHz sampling mode (f_{OS} = 1.6 MHz) characteristics

Conditions: $VCC = AVCC = 2.4$ to 5.5 V, $VSS = AVSS = 0$ V, ANINn and ANIPn (n = 0 to 6)

Note 1. The operating clock frequency should be selected to 16 MHz or 12.8 MHz at this mode for 24-bit Sigma-Delta A/D converter. When external clock input (16 MHz) or high-speed on-chip oscillator (32 MHz / 2 or 64 MHz / 4) is used as SDADC clock frequency (SDADCCLK), set bits [1:0] (CK[1:0]) of register SDADCCR to 11b and bits [29:28] (FR[1:0]) of register SDADMR to 00b. When PLL clock of sub oscillation (12.8 MHz) is used as SDADC clock frequency (SDADCCLK), set bits [1:0] (CK[1:0]) of register SDADCCR to 10b and bits [29:28] (FR[1:0]) of register SDADMR to 00b.

Note 2. It is not guaranteed value but only a design target.

2.5.5 8 kHz Sampling Mode (f_{OS} = 3.0 MHz)

Table 2.57 **8 kHz Sampling Mode (f_{OS} = 3.0 MHz) characteristics**

Conditions: $VCC = AVCC = 2.4$ to 5.5 V, $VSS = AVSS = 0$ V, ANINn and ANIPn (n = 0 to 6)

Note 1. The operating clock frequency should be selected to 12 MHz at this mode for 24-bit Sigma-Delta A/D converter. When external clock input (12 MHz) or high-speed on-chip oscillator (24 MHz / 2 or 48 MHz / 4) or PLL clock of sub oscillation (12 MHz) is used as SDADC clock frequency (SDADCCLK), set bits [1:0] (CK[1:0]) of register SDADCCR to 10b and bits [29:28] (FR[1:0]) of register SDADMR to 01b.

Note 2. It is not guaranteed value but only a design target.

2.5.6 8 kHz Sampling Mode (f_{OS} = 3.2 MHz)

Table 2.58 8 kHz Sampling Mode (f_{OS} = 3.2 MHz) characteristics (1 of 2)

Conditions: $VCC = AVCC = 2.4$ to 5.5 V, $VSS = AVSS = 0$ V, ANINn and ANIPn (n = 0 to 6)

Table 2.58 8 kHz Sampling Mode (f_{OS} = 3.2 MHz) characteristics (2 of 2)

Note 1. The operating clock frequency should be selected to 12.8 MHz at this mode for 24-bit Sigma-Delta A/D converter. When high-speed on-chip oscillator (32 MHz / 2 or 64 MHz / 4) is used as SDADC clock frequency (SDADCCLK), set bits [1:0] (CK[1:0]) of register SDADCCR to 11b and bits [29:28] (FR[1:0]) of register SDADMR to 01b. When PLL clock of sub oscillation (12.8 MHz) is used as SDADC clock frequency (SDADCCLK), set bits [1:0] (CK[1:0]) of register

SDADCCR to 10b and bits [29:28] (FR[1:0]) of register SDADMR to 01b. Note 2. It is not guaranteed value but only a design target.

2.5.7 8 kHz/4 kHz Hybrid Sampling Mode (f_{OS} = 3.0 MHz)

Table 2.59 8 kHz/4 kHz hybrid sampling mode (f_{OS} = 3.0 MHz) characteristics (1 of 3)

Conditions: $VCC = AVCC = 2.4$ to 5.5 V, $VSS = AVSS = 0$ V, ANINn and ANIPn (n = 0 to 3)

Table 2.59 8 kHz/4 kHz hybrid sampling mode (f_{OS} = 3.0 MHz) characteristics (2 of 3)

Table 2.59 8 kHz/4 kHz hybrid sampling mode (f_{OS} = 3.0 MHz) characteristics (3 of 3)

Note 1. The operating clock frequency should be selected to 12 MHz at this mode for 24-bit Sigma-Delta A/D converter.

Note 2. It is not guaranteed value but only a design target.

2.5.8 8 kHz/4 kHz Hybrid Sampling Mode $(f_{OS} = 3.2 \text{ MHz})$

Table 2.60 8 kHz/4 kHz hybrid sampling mode (f_{OS} = 3.2 MHz) characteristics (1 of 2)

Conditions: $VCC = AVCC = 2.4$ to 5.5 V, $VSS = AVSS = 0$ V, ANINn and ANIPn (n = 0 to 3)

Table 2.60 8 kHz/4 kHz hybrid sampling mode (f_{OS} = 3.2 MHz) characteristics (2 of 2)

Conditions: $VCC = AVCC = 2.4$ to 5.5 V, $VSS = AVSS = 0$ V, ANINn and ANIPn (n = 0 to 3)

Note 1. The operating clock frequency should be selected to 12.8 MHz at this mode for 24-bit Sigma-Delta A/D converter. When high-speed on-chip oscillator (32 MHz / 2 or 64 MHz / 4) is used as SDADC clock frequency (SDADCCLK), set bits [1:0] (CK[1:0]) of register SDADCCR to 11b and bits [29:28] (FR[1:0]) of register SDADMR to 10b. When PLL clock of sub oscillation (12.8 MHz) is used as SDADC clock frequency (SDADCCLK), set bits [1:0] (CK[1:0]) of register SDADCCR to 10b and bits[29:28] (FR[1:0]) of register SDADMR to 10b.

Note 2. It is not guaranteed value but only a design target.

Test

2.5.9 Other Characteristics for SDADC24

Table 2.61 Other characteristics for SDADC24

Conditions: $VCC = AVCC = 2.4$ to 5.5 V, $VSS = AVSS = 0V$

The electrical specifications are applied at the differential input mode, with MOSC used as source clock, unless otherwise specified.

Note 1. This is not tested in production, but the design guarantees the characteristic.

Note 2. Gain drift is calculated by $(Max(E_G(T)) - Min(\overline{E_G(T)})) / (Max(T) - Min(T))$ with T range from -40°C to +105°C

Note 3. Offset drift is calculated by ($Max(E_{OS}(T))$ - $Min(E_{OS}(T))$ / ($Max(T)$ - $Min(T)$) with T range from -40°C to +105°C

2.5.10 Regulator for SDADC24 (AREGC) Characteristics

Table 2.62 Regulator for SDADC24 (AREGC) characteristics

Conditions: $VCC = AVCC = 2.4$ to 5.5 V, $VSS = AVSS = 0$ V

Connect the AREGC pin to AVSS pin by a 0.47 µF capacitor. Л

2.6 TSN Characteristics

Table 2.63 TSN characteristics

Conditions: $VCC = AVCC = 1.8$ to 5.5 V

2.7 OSC Stop Detect Characteristics

Table 2.64 Oscillation stop detection circuit characteristics

2.8 POR and LVD Characteristics

Table 2.65 Power-on reset circuit and voltage detection circuit characteristics (1) (1 of 2)

Parameter			Symbol	Min	Typ	Max	Unit	Test Conditions
Voltage detection level ^{*1}	Voltage detection	When power supply rise	$V_{\text{det}1_8}$	2.63	2.75	2.85	V	Figure 2.45 At falling edge VCC
	circuit (LVD1) ^{*3}	When power supply fall		2.58	2.68	2.78		
		When power supply rise	$V_{\text{det}1_9}$	2.54	2.64	2.75		
		When power supply fall		2.48	2.58	2.68		
		When power supply rise	$V_{\text{det}1_A}$	2.43	2.53	2.63		
		When power supply fall		2.38	2.48	2.58		
		When power supply rise	$V_{\text{det}1_B}$	2.16	2.26	2.36		
		When power supply fall		2.10	2.20	2.30		
		When power supply rise	$V_{\text{det}1_C}$	1.88	$\overline{2}$	2.09		
		When power supply fall		1.84	1.96	2.05		
		When power supply rise	$V_{\text{det}1_D}$	1.78	1.9	1.99		
		When power supply fall		1.74	1.86	1.95		
		When power supply rise	$V_{\text{det}1_E}$	1.67	1.79	1.88		
		When power supply fall		1.63	1.75	1.84		
		When power supply rise	$V_{\text{det}1_F}$	1.65	1.7	1.78		
		When power supply fall		1.60	1.65	1.73		
Voltage detection level ^{*1}	Voltage detection circuit (LVD2) ^{*4}	When power supply rise	V_{det2_0}	4.20	4.40	4.57	V	Figure 2.46 At falling edge VCC
		When power supply fall		4.11	4.31	4.48		
		When power supply rise	V_{det2_1}	4.05	4.25	4.42		
		When power supply fall		3.97	4.17	4.34		
		When power supply rise	V_{det2_2}	3.91	4.11	4.28		
		When power supply fall		3.83	4.03	4.20		
		When power supply rise	V_{det2_3}	3.71	3.91	4.08		
		When power supply fall		3.64	3.84	4.01		

Table 2.65 Power-on reset circuit and voltage detection circuit characteristics (1) (2 of 2)

Note 1. These characteristics apply when noise is not superimposed on the power supply. When a setting causes this voltage detection level to overlap with that of the voltage detection circuit, it cannot be specified whether LVD1 or LVD2 is used for voltage detection.

Note 2. # in the symbol $V_{\text{det}0_{\text{#}}}$ denotes the value of the OFS1.VDSEL0[2:0] bits.

Note 3. # in the symbol $V_{\text{det}1_{\pm}}$ denotes the value of the LVDLVLR.LVD1LVL[4:0] bits.

Note 4. # in the symbol V_{det2} # denotes the value of the LVDLVLR.LVD2LVL[2:0] bits.

Note 1. When OFS1.LVDAS = 0.

Note 2. When OFS1.LVDAS = 1.

Note 3. The minimum VCC down time indicates the time when VCC is below the minimum value of voltage detection levels V_{POR}, V_{det0}, $V_{\text{det}1}$, and $V_{\text{det}2}$ for the POR/LVD.

Figure 2.43 Power-on reset timing

Figure 2.44 Voltage detection circuit timing (V^{det0})

Figure 2.46 Voltage detection circuit timing (V^{det2)}

2.9 VRTC POR Characteristics

Table 2.67 Power-on reset circuit of VRTC characteristics

Parameter			Symbol	Min	Typ	Max	Unit	Test Conditions	
Voltage detection level	Power-on reset of VRTC (VRTC POR)	When power supply rise		VRTCPOR	1.51	1.55	1.59	V	Figure 2.47
			$VCC < 1.0 V$ and Ta ≤ 85°C		1.48	1.55	1.59		
			$VCC < 1.0 V$ and Ta > 85° C		1.51	1.55	1.78		
		When power supply fall	—	VRTCPDR	1.49	1.53	1.57		
			$VCC < 1.0 V$ and Ta $\leq 85^{\circ}$ C		1.46	1.53	1.59		
			$VCC < 1.0 V$ and Ta > 85° C		1.49	1.53	1.78		
Hysteresis width of VRTC (VRTC POR)				VRTCPORH		20		mV	
Wait time after power-on reset cancellation				^t RTCPOR			12	ms	Figure 2.47
Power-on reset of VRTC response delay time *1				$t_{\sf rtodet}$			500	μs	Figure 2.47
Power-on reset of VRTC enable time ^{*1}				tw (VRTC_POR)	1		—	ms	Figure 2.47, $VRTC =$ below 1.0 V

Note 1. The minimum VRTC down time indicates the time when VRTC is below the minimum value of voltage detection level of VRTC_POR.

2.10 EXLVDVBAT Pin Voltage Detection Characteristics

Table 2.68 EXLVDVBAT pin voltage detection characteristics

Conditions: $VCC = AVCC = 1.8$ to 5.5 V, $VSS = AVSS = 0$ V

2.11 VRTC Pin Voltage Detection Characteristics

Table 2.69 VRTC pin voltage detection characteristics

2.12 EXLVD Pin Voltage Detections

Table 2.70 EXLVD pin voltage detection characteristics (1 of 2)

Conditions: $VCC = AVCC = 1.8$ to 5.5 V, $VSS = AVSS = 0$ V

Table 2.70 EXLVD pin voltage detection characteristics (2 of 2)

Conditions: $VCC = AVCC = 1.8$ to 5.5 V, $VSS = AVSS = 0$ V

Figure 2.50 EXLVD pin voltage detection circuit timing

2.13 Segment LCD Controller Characteristics

2.13.1 External Resistance Division Method

(1) Static display mode

Table 2.71 External resistance division method LCD characteristics (1)

Conditions: VL4 (Min) \leq VCC = AVCC \leq 5.5 V, VSS = AVSS = 0 V

(2) 1/2 bias method, 1/4 bias method

Table 2.72 External resistance division method LCD characteristics (2)

Conditions: VL4 (Min) \leq VCC = AVCC \leq 5.5 V, VSS = AVSS = 0 V

(3) 1/3 bias method

Table 2.73 External resistance division method LCD characteristics (3)

Conditions: VL4 (Min) \leq VCC = AVCC \leq 5.5 V, VSS = AVSS = 0 V

2.13.2 Internal Voltage Boosting Method (VL1 Reference)

(1) 1/3 bias method

Table 2.74 Internal voltage boosting method LCD characteristics (1)

Conditions: $VCC = AVCC = 1.8 V$ to $5.5 V$, $VSS = AVSS = 0 V$

Note: 0x0E to 0x1A setting is permitted when using 5V LCD panel, 0x04 to 0x07 setting is permitted when using 3V LCD panel at 1/3 bias.

Note 1. Bit [7] (MDSET[2]) of register VLCD is set to 0 and bits [7:6] (MDSET[1:0]) of register LCDM0 are set to 01 for internal voltage boosting method (VL1 reference), and bits [4:0] (VLCD4-0) of register VLCD are used for voltage variation setting.

Note 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET[1:0] bits of the LCDM0 register to 01b and MDSET[2] of the register VLCD to 0) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).

Note 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

Note 4. This setting is only available when VCC ≥ VL1.

Note 5. This is a capacitor that is connected between the voltage pins that are used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND

C4: A capacitor connected between VL4 and GND

 $C1 = C2 = C3 = C4 = 0.47 \text{ µF} \pm 30\%$

(2) 1/4 bias method

Table 2.75 Internal voltage boosting method LCD characteristics (2)

Conditions: $VCC = AVCC = 1.8 V$ to $5.5 V$, $VSS = AVSS = 0 V$

Note 1. This is a capacitor that is connected between the voltage pins that are used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND

C4: A capacitor connected between VL3 and GND

C5: A capacitor connected between VL4 and GND

 $C1 = C2 = C3 = C4 = C5 = 0.47$ uF $\pm 30\%$

Note 2. Bit [7] (MDSET[2]) of register VLCD is set to 0 and bits [7:6] (MDSET[1:0]) of register LCDM0 are set to 01 for internal voltage boosting method (VL1 reference), and bits [4:0] (VLCD4-0) of register VLCD are used for voltage variation setting.

Note 3. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET[1:0] bits of the LCDM0 register to 01b and MDSET[2] of the register VLCD to 0) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).

Note 4. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

Note 5. V_{L4} must be 5.5 V or lower.

2.13.3 Internal Voltage Boosting Method (VL2 Reference)

(1) 1/3 bias method

Table 2.76 Internal voltage boosting method LCD characteristics (3) (1 of 2)

Conditions: $VCC = AVCC = VL2$ (Max) + 0.1 to 5.5 V, $VSS = AVSS = 0$ V

Table 2.76 Internal voltage boosting method LCD characteristics (3) (2 of 2)

Conditions: $VCC = AVCC = VI$ 2 (Max) + 0.1 to 5.5 V, VSS = AVSS = 0 V

Note: 0x8E to 0x9A setting is permitted when using 5V LCD panel, 0x84 to 0x87 setting is permitted when using 3V LCD panel at 1/3 bias.

Note 1. This is a capacitor that is connected between the voltage pins that are used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND

C4: A capacitor connected between VL4 and GND

 $C1 = C2 = C3 = C4 = 0.47 \text{ µF} \pm 30\%$

Note 2. Bit [7] (MDSET[2]) of register VLCD is set to 1 and bits [7:6] (MDSET[1:0]) of register LCDM0 are set to 01 for internal voltage boosting method (VL2 reference), and bits [4:0] (VLCD4-0) of register VLCD are used for voltage variation setting.

Note 3. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected (by setting the MDSET[1:0] bits of the LCDM0 register to 01b and MDSET[2] of the register VLCD to 1) if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).

Note 4. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

Note 5. V_{L4} must be 5.5 V or lower.

2.13.4 Capacitor Split Method (VCC Reference)

(1) 1/3 bias method

Table 2.77 Capacitor split method LCD characteristics (1)

Conditions: $VCC = AVCC = 2.2 V$ to $5.5 V$, $VSS = AVSS = 0 V$

Note: Bit [7] (MDSET[2]) of register VLCD is set to 0 and bits [7:6] (MDSET[1:0]) of register LCDM0 are set to 10 for capacitor split method (VCC reference).

Note 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1). Note 2. This is a capacitor that is connected between the voltage pins that are used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND

C4: A capacitor connected between VL4 and GND

 $C1 = C2 = C3 = C4 = 0.47 \text{ }\mu\text{F} \pm 30\%$

Figure 2.51 LCD reference voltage setup time, voltage boosting wait time, and capacitor split wait time

2.13.5 Capacitor Split Method (VL4 Reference)

(1) 1/3 bias method

Table 2.78 Capacitor split method LCD characteristics (3)

Conditions: $VCC = AVCC = 3.2 V$ to $5.5 V$, $VSS = AVSS = 0 V$

Note 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).

Note 2. This is a capacitor that is connected between the voltage pins that are used to drive the LCD.

C1: A capacitor connected between CAPH and CAPL

C2: A capacitor connected between VL1 and GND

C3: A capacitor connected between VL2 and GND

C4: A capacitor connected between VL4 and GND

 $C1 = C2 = C3 = C4 = 0.47 \text{ µF} \pm 30\%$

Note 3. Bit [7] (MDSET[2]) of register VLCD is set to 1 and bits [7:6] (MDSET[1:0]) of register LCDM0 are set to 10 for capacitor split method (VL4 reference).

2.14 Flash Memory Characteristics

2.14.1 Code Flash Memory Characteristics

Table 2.79 Code flash characteristics (1)

Note 1. The reprogram/erase cycle is the number of erasures for each block. When the reprogram/erase cycle is n times (n = 10,000), erasing can be performed n times for each block. For instance, when 4-byte programming is performed 512 times for different addresses in 2-KB blocks, and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasure is not enabled (overwriting is prohibited).

Note 2. Characteristic when using the flash memory programmer and the self-programming library provided by Renesas Electronics.

Note 3. This result is obtained from reliability testing.

Table 2.80 Code flash characteristics (2)

High-speed operating mode Conditions: $VCC = AVCC = 1.8$ to 5.5 V

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 1. Total time of four commands.

Table 2.81 Code flash characteristics (3) (1 of 2)

Middle-speed operating mode

Conditions: $VCC = AVCC = 1.6$ to 5.5 V

Table 2.81 Code flash characteristics (3) (2 of 2)

Middle-speed operating mode Conditions: $VCC = AVCC = 1.6$ to 5.5 V

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.
Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memo

The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 1. Total time of four commands.

Note 2. When $1.8 \text{ V} \leq \text{VCC} = \text{AVCC} \leq 5.5 \text{ V}$

Table 2.82 Code flash characteristics (4)

Low-speed operating mode

Conditions: $VCC = \angle AVCC = 1.6$ to 5.5 V

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz or 2 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 1. Total time of four commands.

2.14.2 Data Flash Memory Characteristics

Table 2.83 Data flash characteristics (1)

Note 1. The reprogram/erase cycle is the number of erasure for each block. When the reprogram/erase cycle is n times (n = 100,000), erasing can be performed n times for each block. For instance, when 1-byte programming is performed 1,024 times for different addresses in 1-KB blocks, and then the entire block is erased, the reprogram/erase cycle is counted as one. However, programming the same address for several times as one erasure is not enabled (overwriting is prohibited).

Note 2. Characteristics when using the flash memory programmer and the self-programming library provided by Renesas Electronics.

Note 3. This result is obtained from reliability testing.

Table 2.84 Data flash characteristics (2)

High-speed operating mode

Conditions: $VCC = \text{AVCC} = 1.8$ to 5.5 V

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Table 2.85 Data flash characteristics (3)

Middle-speed operating mode

Conditions: $VCC = AVCC = 1.6$ to 5.5 V

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.
Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memo

The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 4 MHz, the frequency can be set to 1 MHz, 2 MHz, or 3 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

Note 1. When 1.8 V \leq VCC = AVCC \leq 5.5 V

Table 2.86 Data flash characteristics (4)

Low-speed operating mode Conditions: $VCC = \text{AVCC} = 1.6$ to 5.5 V

Note: Does not include the time until each operation of the flash memory is started after instructions are executed by software.

Note: The lower-limit frequency of ICLK is 1 MHz during programming or erasing the flash memory. When using ICLK at below 2 MHz, the frequency can be set to 1 MHz or 2 MHz. A non-integer frequency such as 1.5 MHz cannot be set.

Note: The frequency accuracy of ICLK must be ± 1.0% during programming or erasing the flash memory. Confirm the frequency accuracy of the clock source.

2.14.3 Serial Wire Debug (SWD)

Table 2.87 SWD characteristics (1)

Conditions: $VCC = AVCC = 2.4$ to 5.5 V

Table 2.88 SWD characteristics (2)

Conditions: $VCC = AVCC = 1.6$ to 2.4 V

Appendix 1. Port States in each Processing Mode

Table 1.1 Port states in each processing mode (1 of 4)

Port name	Reset	Software Standby Mode
P001/VREFH0/AN001	Hi-Z	Keep-O
P002/VREFL0/AN002	Hi-Z	Keep-O
P004/SEG44	Hi-Z	Keep-O
P005/SEG43	Hi-Z	Keep-O
P006/SEG42	Hi-Z	Keep-O
P007/SEG41	Hi-Z	Keep-O
P008/SEG40	Hi-Z	Keep-O
P009/SEG39	Hi-Z	Keep-O
P010/SEG38	Hi-Z	Keep-O
P011/SEG37/GTIOC4A	Hi-Z	Keep-O
P012/CACREF_A/SEG36/GTIOC5A_A/IRQ2_A/SCL1	Hi-Z	Keep-O ^{*1}
P013/SEG35/RXD1/MISO1/SCL1/AGTIO7/IRQ1 A/SDA1	Hi-Z	[AGTIO7 output selected] AGTIO7 output ^{*2} [Other than the above] Keep-O ^{*1}
P014/CACREF_B/AN000/IRQ3_A	Hi-Z	Keep-O ^{*1}
P015/AN003/EXLVDVBAT	Hi-Z	Keep-O
P100/SEG13/TXD0/MOSI0/SDA0/AGTO0/AGTOA0/AGTOB0/AGTEE0/GTIU/ GTIOC8A A	Hi-Z	[AGTO0/AGTOA0/AGTOB0 output selected] AGTO0/AGTOA0/AGTOB0 output ^{*2} [Other than the above] Keep-O
P101/SEG14/RXD0/MISO0/SCL0/AGTO1/AGTOA1/AGTOB1/AGTEE1/ AGTWO0/GTIV/GTIOC8B_A	$Hi-Z$	[AGTO1/AGTOA1/AGTOB1/AGTWO0 output selected] AGTO1/AGTOA1/AGTOB1/AGTWO0 output ^{*2} [Other than the above] Keep-O
P102/SEG15/ADTRG0_A/SCK0/AGTO2/AGTOA2/AGTOB2/AGTEE2/ AGTWEE0/GTIW/GTIOC6A B	$Hi-Z$	[AGTO2/AGTOA2/AGTOB2 output selectedl AGTO2/AGTOA2/AGTOB2 output ^{*2} [Other than the above] Keep-O
P103/SEG16/CTS0 RTS0/SS0/SSLA3/AGTO3/AGTOA3/AGTOB3/AGTEE3/ AGTWIO0/GTOUUP/GTIOC6B_B	Hi-Z	[AGTO3/AGTOA3/AGTOB3/ AGTWIO0 output selected] AGTO3/AGTOA3/AGTOB3/AGTWIO0 output ^{*2} [Other than the above] Keep-O
P104/SEG24/SCK2/GTIOC8A_B	Hi-Z	Keep-O
P105/SEG25/CTS2_RTS2/SS2/GTIOC8B_B	Hi-Z	Keep-O
P106/SEG26/TXD2/MOSI2/SDA2	Hi-Z	Keep-O
P107/SEG27/RXD2/MISO2/SCL2/SSLA1_A	Hi-Z	Keep-O
P108/SWDIO/GTIOC7B/RTCOUT_B	Pull-up	[RTCOUT B selected] RTCOUT_B output [Other than the above] Keep-O

Table 1.1 Port states in each processing mode (4 of 4)

Note: Hi-Z: High-impedance

Keep-O: Output pins retain their previous values. Input pins become high-impedance.

Retains LCD output when the LCD controller/driver pin functions (COM0 to COM7 and SEG0 to SEG44) are set and LOCO or SOSC is selected in the SLCDSCKCR.LCDSCKSEL[2:0] bits.

Note 1. Input is enabled if the pin is specified as the Software Standby canceling source while it is used as an external interrupt pin.

Note 2. AGTIO output is enabled while LOCO or SOSC is selected as a count source.

Appendix 2. Package Dimensions

Information on the latest version of the package dimensions or mountings is displayed in "Packages" on the Renesas Electronics Corporation website.

Appendix 3. I/O Registers

This appendix describes I/O register addresses, access cycles, and reset values by function.

3.1 Peripheral Base Addresses

This section provides the base addresses for peripherals described in this manual.

Table 3.1 shows the name, description, and the base address of each peripheral.

Name	Description	Base address
MPU	Memory Protection Unit	0x4000_0000
MMF	Memory Mirror Function	0x4000_1000
SRAM	SRAM Control	0x4000_2000
BUS	BUS Control	0x4000_3000
DTC	Data Transfer Controller	0x4000_5400
ICU	Interrupt Controller	0x4000_6000
DBG	Debug Function	0x4001_B000
SYSC	System Control	0x4001_E000
PORT0	Port 0 Control Registers	0x4004_0000
PORT1	Port 1 Control Registers	0x4004_0020
PORT2	Port 2 Control Registers	0x4004_0040
PORT ₃	Port 3 Control Registers	0x4004_0060
PORT4	Port 4 Control Registers	0x4004_0080
PORT5	Port 5 Control Registers	0x4004_00A0
PORT6	Port 6 Control Registers	0x4004_00C0
PFS	Pmn Pin Function Control Register	0x4004 0800
ELC	Event Link Controller	0x4004_1000
POEG	Port Output Enable Module for GPT	0x4004_2000
RTC	Realtime Clock	0x4004_4000
WDT	Watchdog Timer	0x4004_4200
IWDT	Independent Watchdog Timer	0x4004_4400
CAC	Clock Frequency Accuracy Measurement Circuit	0x4004_4600
MSTP	Module Stop Control A, B, C, D	0x4004_7000
IIC ₀	Inter-Integrated Circuit 0	0x4005_3000
IICOWU	Inter-Integrated Circuit 0 Wakeup Unit	0x4005_3014
IIC1	Inter-Integrated Circuit 1	0x4005_3100
DOC	Data Operation Circuit	0x4005_4100
ADC ₁₂	12-bit A/D Converter	0x4005_C000
SCI ₀	Serial Communication Interface 0	0x4007_0000
SCI ₁	Serial Communication Interface 1	0x4007_0020
SCI ₂	Serial Communication Interface 2	0x4007_0040
SCI ₃	Serial Communication Interface 3	0x4007_0060
SCI9	Serial Communication Interface 9	0x4007_0120
SPI0	Serial Peripheral Interface 0	0x4007_2000
CRC	CRC Calculator	0x4007_4000

Table 3.1 Peripheral base address (1 of 2)

Table 3.1 Peripheral base address (2 of 2)

Note: Name = Peripheral name Description = Peripheral functionality

Base address = Lowest reserved address or address used by the peripheral

Note 1. The LCD Display Data registers are mapped from 0x4008_2100.

3.2 Access Cycles

This section provides access cycle information for the I/O registers described in this manual.

The following information applies to [Table 3.2:](#page-108-0)

- Registers are grouped by associated module.
- The number of access cycles indicates the number of cycles based on the specified reference clock.
- In the internal I/O area, reserved addresses that are not allocated to registers must not be accessed, otherwise operations cannot be guaranteed.
- The number of I/O access cycles depends on bus cycles of the internal peripheral bus, divided clock synchronization cycles, and wait cycles of each module. Divided clock synchronization cycles differ depending on the frequency ratio between ICLK and PCLK.
- When the frequency of ICLK is equal to that of PCLK, the number of divided clock synchronization cycles is always constant.
- When the frequency of ICLK is greater than that of PCLK, at least 1 PCLK cycle is added to the number of divided clock synchronization cycles.
- Note: This applies to the number of cycles when access from the CPU does not conflict with the instruction fetching to the external memory or bus access from other bus master such as DTC.

[Table 3.2](#page-108-0) shows the register access cycles for non-GPT modules.

Note 1. If the number of PCLK cycles is non-integer (for example 1.5), the minimum value is without the decimal point, and the maximum value is rounded up to the decimal point. For example, 1.5 to 2.5 is 1 to 3.

Note 2. When accessing a 16-bit register (FTDRHL, FRDRHL, FCR, FDR, LSR, and CDR), access is 2 cycles more than the value shown in Table 3.2. When accessing an 8-bit register (FTDRH, FTDRL, FRDRH, and FRDRL), the access cycles are as shown in Table 3.2. Note 3. When accessing the 32-bit register (SPDR), access is 2 cycles more than the value in Table 3.2. When accessing an 8-bit or 16-bit register (SPDR_HA), the access cycles are as shown in Table 3.2.

Table 3.3 shows register access cycles for GPT modules.

Appendix 4. Peripheral Variant

Table 4.1 shows the correspondence between the module name used in this manual and the Peripheral Variant.

Table 4.1 Module name vs Peripheral Variant

Revision History

Revision 1.00 — September 8, 2023

Initial release

Revision 1.10 — December 8, 2023

1. Overview:

● Removed NMI in Table1.16 Pin list.

41. Electrical Characteristics:

- Changed Note 1 in Table 41.1 Absolute maximum ratings.
- Changed structure of Table 41.4 I/O Table 41.4 I/O VIH, VIL
- Added Table 41.44 to Table 41.50

Appendix 3. I/O Registers:

● Changed from Module Stop Control B, C, D to Module Stop Control A, B, C, D.

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and VIH (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{III} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a systemevaluation test for the given product.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
	- "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics. 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas
- Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters Contact Information

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.