

RAA211605

60V 0.5A DC/DC Step-Down Regulator with 450kHz Switching Frequency

The RAA211605 is a DC/DC step-down buck regulator that supports a wide operating input voltage range (from 4.5V to 60V) and adjustable output voltage. It can deliver up to continuous 0.5A output current with excellent load regulation and line regulation performance.

The RAA211605 employs peak-current mode control with a 450kHz nominal switching frequency and pulse skipping mode under light load. It provides fast and robust transient response performance. Internally implemented soft-start and loop compensation circuitry also help to simplify design and minimize BOM cost.

The RAA211605 also offers protection features such as cycle-by-cycle current limit, input voltage UVLO, output voltage undervoltage protection, and thermal shutdown.

The RAA212605 is available in the TSOT23-6 package.

Features

- Wide input voltage range: 4.5V to 60V
- Adjustable output voltage
- Up to 0.5A output current
- Internal compensation
- Internal soft start
- 600mΩ internal MOSFET
- 450kHz nominal switching frequency
- Pulse skipping mode under light load condition
- Cycle-by-cycle current limit
- Input voltage UVLO and output voltage undervoltage protection
- Thermal shutdown
- Available in the TSOT23-6 package

Applications

- Power meters
- Battery powered devices
- Distributed power systems
- Handheld power tools




Figure 1. Typical Application Schematic

# Contents

<b>1. Overview</b>	<b>3</b>
1.1 Block Diagram	3
<b>2. Pin Information</b>	<b>4</b>
2.1 Pin Assignments	4
2.2 Pin Descriptions	4
<b>3. Specifications</b>	<b>5</b>
3.1 Absolute Maximum Ratings	5
3.2 Recommended Operating Conditions	5
3.3 Thermal Information	5
3.4 Electrical Specifications	6
<b>4. Typical Performance Curves</b>	<b>7</b>
<b>5. Functional Description</b>	<b>10</b>
5.1 Soft-Start	10
5.2 Undervoltage Lockout	10
5.3 Current Limit	10
5.4 Output Undervoltage Protection	10
5.5 Thermal Shutdown	10
<b>6. Applications Information</b>	<b>10</b>
6.1 Output Voltage Feedback Resistor Divider	11
6.2 Input Undervoltage Lockout	11
6.3 Inductor Selection	11
6.4 Input Capacitor Selection	11
6.5 Output Capacitor Selection	12
6.6 Diode Selection	13
6.7 BST Refresh	13
6.8 Boot Capacitor Selection	13
6.9 Thermal Considerations	13
<b>7. Layout Suggestions</b>	<b>14</b>
<b>8. Package Outline Drawing</b>	<b>15</b>
<b>9. Ordering Information</b>	<b>16</b>
<b>10. Revision History</b>	<b>16</b>

# 1. Overview

## 1.1 Block Diagram





Figure 2. RAA211605 Block Diagram

## 2. Pin Information

### 2.1 Pin Assignments



### 2.2 Pin Descriptions

Pin Number	Pin Name	Description
1	BST	The bootstrap circuit supply pin. Connect this pin to SW with a capacitor to provide bias voltage for the integrated MOSFET gate driver.
2	GND	Ground connection pin
3	FB	The FB pin connects to the inverting input of the feedback error amplifier and should be connected to a properly selected resistor divider from VOUT to ground to set the output voltage.
4	EN	The enable pin. It is high voltage tolerant and therefore, can be directly connected to VIN.
5	VIN	The VIN pin is connected to the drain of the integrated MOSFET. This pin is also connected to the input of internal linear regulator that provide bias for the IC. Connect this pin to the input rail.
6	SW	This pin is the phase node of the regulator and is connected to the source of the integrated MOSFET. Connect this pin to the inductor, diode, and boot capacitor.

## 3. Specifications

### 3.1 Absolute Maximum Ratings

**CAUTION:** Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Parameter <sup>[1]</sup>	Min	Max	Unit
V <sub>IN</sub>	-0.3	65	V
EN	-0.3	65	V
SW	-0.7	V <sub>IN</sub> + 0.3	V
BST		SW + 4	V
BST to SW	-0.3	4	V
All other pins	-0.3	4	V
Operating junction temperature	-40	150	°C
Storage temperature range	-65	150	°C
ESD Ratings		Value	Unit
Human Body Model (tested per JS-001-2017)		2	kV
Charged Device Model (Tested per JS-002-2018)		750	V
Latch-Up (tested per JESD78E; Class 2, Level A)		100	mA

1. All voltages referenced to VSS unless otherwise specified.

### 3.2 Recommended Operating Conditions

Parameter	Min	Max	Unit
Input Voltage, V <sub>IN</sub>	4.5	60	V
Output Voltage, V <sub>OUT</sub>	0.8	V <sub>IN</sub> × D <sub>MAX</sub> <sup>[1]</sup>	V
Output Current, I <sub>OUT</sub>	0	0.5	A
Junction Temperature, T <sub>J</sub>	-40	125	°C

1. D<sub>MAX</sub> is 89% to 91%. Also, see the [BST Refresh](#) section for refresh considerations.

### 3.3 Thermal Information

Thermal Resistance (Typical)	θ <sub>JA</sub> (°C/W) <sup>[1]</sup>	θ <sub>JC</sub> (°C/W) <sup>[2]</sup>
6 Ld TSOT23	114	42

1. θ<sub>JA</sub> is measured in free air with the component mounted on a high-effective thermal conductivity test board with direct attach features. See [TB379](#).

2. For θ<sub>JC</sub>, the case temperature location is on the top side of the package.

### 3.4 Electrical Specifications

Typical Values are at  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 24\text{V}$ ,  $V_{OUT} = 3.3\text{V}$ ,  $C_{OUT} = 10\mu\text{F}$ , unless otherwise noted. Min and Max values apply across the junction temperature range,  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$ , unless otherwise noted.

Parameter	Symbol	Test Conditions	Min <sup>[1]</sup>	Typ	Max <sup>[1]</sup>	Unit
<b>V<sub>IN</sub> Supply</b>						
Input Voltage Range	$V_{IN}$		4.5		60	V
Shutdown Current	$I_{SHDN}$			2.75		$\mu\text{A}$
Quiescent Current	$I_Q$	EN = 2V, $V_{FB} = 0.825\text{V}$ , No Switching		300	425	$\mu\text{A}$
Line Regulation	$\Delta V_{OUT}/\Delta V_{IN}$	$V_{IN} = 5\text{V to }60\text{V}$		0.25		$\mu\text{V/V}$
<b>V<sub>IN</sub> UVLO/EN</b>						
$V_{IN}$ UVLO Rising Threshold			4.05	4.25	4.45	V
$V_{IN}$ UVLO Falling Hysteresis				250		mV
EN Rising Threshold			1.15	1.275	1.45	V
EN Falling Hysteresis				125		mV
<b>Feedback Voltage Reference</b>						
Feedback Voltage Reference	$V_{FB}$	25 °C	0.788	0.8	0.812	V
		-40 °C to 125 °C	0.776	0.8	0.824	V
<b>Integrated MOSFET</b>						
High-side FET On-Resistance	$R_{DS\_onh}$			600		m $\Omega$
<b>Soft-Start</b>						
Internal Soft-Start Time	$t_{SS}$			1		ms
<b>Oscillator/PWM Comparator</b>						
Switching Frequency	$f_{SW}$	$V_{FB} = 0.8\text{ V}$	409.5	450	500.5	kHz
Minimum On-Time	$t_{ON\_MIN}$			96		ns
Minimum Off-Time	$t_{OFF\_MIN}$			212		ns
<b>Overcurrent Protection (OCP)/VOUT Undervoltage Protection (UVP)</b>						
Peak Current Limit Threshold	$I_{HSOC}$	Duty ratio = 0.9, 25 °C	0.7	0.9		A
VFB Undervoltage Threshold				0.24		V
Foldback Frequency		$V_{FB} = 0\text{V}$		100		kHz
Hiccup Time	$t_{HICCUP}$			23		ms
<b>Thermal Shutdown (OTP)</b>						
Thermal Shutdown Threshold				155		°C
Thermal Shutdown Recovery Hysteresis				20		°C

1. Compliance to datasheet limits is established by one or more methods: production test, characterization, and/or design.

## 4. Typical Performance Curves

Typical Values are at  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 24\text{V}$ ,  $V_{OUT} = 3.3\text{V}$ ,  $C_{OUT} = 10\mu\text{F}$ , unless otherwise noted.




Figure 3. Quiescent Current vs Temperature




Figure 4. Shutdown Current vs Temperature




Figure 5.  $V_{REF}$  vs Temperature




Figure 6.  $V_{OUT}$  vs Load




Figure 7. Switching Frequency vs Temperature




Figure 8. Peak Current vs Duty Cycle ( $V_{OUT} = 5\text{V}$ )

Typical Values are at  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 24\text{V}$ ,  $V_{OUT} = 3.3\text{V}$ ,  $C_{OUT} = 10\mu\text{F}$ , unless otherwise noted.




Figure 9. Minimum On-Time vs Temperature




Figure 10. Minimum Off-Time vs Temperature




Figure 11. Efficiency ( $V_{OUT} = 3.3\text{V}$ )




Figure 12. Efficiency ( $V_{OUT} = 5\text{V}$ )




Figure 13. Typical Operation (No Load)




Figure 14. Typical Operation (Full Load)



Typical Values are at  $T_A = +25^\circ\text{C}$ ,  $V_{IN} = 24\text{V}$ ,  $V_{OUT} = 3.3\text{V}$ ,  $C_{OUT} = 10\mu\text{F}$ , unless otherwise noted.




Figure 15. Startup by EN (No Load)




Figure 16. Startup by EN (Full Load)




Figure 17. Load Transient Response (0 to 500mA)




Figure 18. Line Transient Response at Full Load (12V to 48V)




Figure 19. Overcurrent Protection ( $V_{IN} = 60\text{V}$ ,  $V_{OUT} = 0$ )




Figure 20. Overvoltage Protection ( $I_{OUT} = 500\text{mA}$ )

## 5. Functional Description

The RAA211605 is a peak current mode DC/DC step-down regulator with internal loop compensation. At light load or no load, it operates in pulse skipping mode. As the load increases and the regulator transitions from DCM to CCM, it operates at a fixed switching frequency of 450kHz.

### 5.1 Soft-Start

Soft-start forces the regulator output to ramp up in a controlled fashion, which helps reduce input inrush current into the buck output capacitors. During the soft-start period for the buck converter, the reference voltage of the error amplifier ramps from 0V to its nominal value of 0.8V in approximately 1ms.

### 5.2 Undervoltage Lockout

Undervoltage lockout (UVLO) prevents the RAA211605 from operating until the input voltage exceeds 4.25V (typical). The UVLO threshold has approximately 250mV of hysteresis, therefore the device continues to operate when  $V_{IN}$  decreases until it drops below 4V (typical). Hysteresis prevents the part from turning off during power-up if  $V_{IN}$  is non-monotonic.

### 5.3 Current Limit

The RAA211605 uses cycle-by-cycle current limiting to protect the output switch. During each switching cycle, a current limit comparator detects if the output switch current exceeds 0.9A (typical) and turns off the switch until the next switching cycle begins. As the output voltage and the voltage on the FB pin decreases, the frequency foldback function kicks in. When  $V_{FB}$  is 0, the foldback frequency is around 100kHz.

### 5.4 Output Undervoltage Protection

The internal undervoltage comparator compares the FB pin voltage to 30% of the reference voltage. When this voltage drops below 30% of nominal (because of a drop of  $V_{OUT}$  to below 30% of its setpoint), the controller turns off the internal high-side FET and engages Hiccup mode operation at an interval of 23ms. If there is a short on the output, switching frequency folds back to 100kHz as short-circuit protection. When this fault is removed and  $V_{OUT}$  is above 30% of the nominal setpoint, the controller returns to normal voltage regulation.

### 5.5 Thermal Shutdown

Thermal shutdown limits total power dissipation by turning off the output switch when the IC junction temperature exceeds 155°C (typical). After thermal shutdown occurs, the output switch does not turn on until the junction temperature drops to approximately 135°C (typical).

## 6. Applications Information

The recommended component selections for typical applications are listed in [Table 1](#).

**Table 1. Recommended Components Selection for Typical Applications**

$V_{OUT}$ (V)	$R_{FB1}$ (k $\Omega$ )	$R_{FB2}$ (k $\Omega$ )	L ( $\mu$ H)	$C_{OUT}$
0.8	0	20	8.2	22 $\mu$ F/10V/X7R
1.8	24.9	20	18	22 $\mu$ F/10V/X7R
3.3	61.9	20	33	10 $\mu$ F/10V/X7R
5	105	20	47	10 $\mu$ F/10V/X7R
12	280	20	120	4.7 $\mu$ F/50V/X7R
24	576	20	220	4.7 $\mu$ F/50V/X7R

## 6.1 Output Voltage Feedback Resistor Divider

The output voltage can be programmed down to 0.8V with a resistor divider from V<sub>OUT</sub> to FB pin to GND based on Equation 1. The recommended R<sub>FB2</sub> (see Figure 1) resistance is 20kΩ. Table 1 can be referenced for R<sub>FB1</sub> and R<sub>FB2</sub> for typical V<sub>OUT</sub> applications.

$$(EQ. 1) \quad R_{FB1} = R_{FB2} \cdot \frac{V_{OUT} - 0.8}{0.8}$$

## 6.2 Input Undervoltage Lockout

The input undervoltage lockout level can be set with a resistor divider from V<sub>IN</sub> to EN pin to GND based on Equation 2 (see Figure 1).

$$(EQ. 2) \quad R_{IN1} = R_{IN2} \cdot \frac{V_{INR} - 1.275}{1.275}$$

where V<sub>INR</sub> is the minimum input voltage for the part to turn on. The resulting input voltage V<sub>INF</sub> for the part to be turned off is calculated based on Equation 3 (see Figure 1).

$$(EQ. 3) \quad V_{INF} = 1.15 \cdot \frac{R_{IN1} + R_{IN2}}{R_{IN2}}$$

## 6.3 Inductor Selection

The inductor of the buck converter determines its current ripple and factors such as inductance, saturation current, DC resistance should be considered when selecting it. Choosing the inductance requires the choice of inductor current ripple. Larger inductance results in less inductor current ripple and therefore less output voltage ripple. However, it may increase the response time and output voltage variance during a load transient. A reasonable starting point for inductor current ripple is 30% to 60% of the maximum output current. Considering the wide operating input voltage range of the part, Renesas recommends calculating required inductance L based on Equation 4. Table 1 can be referenced for selecting the inductance for typical V<sub>OUT</sub> applications.

$$(EQ. 4) \quad L = 10 \cdot V_{OUT}$$

where V<sub>OUT</sub> is the output voltage in V and the inductance L is in μH. In addition, the saturation current rating of the inductor should be higher than the peak current under overload conditions. For lower loss and smaller output voltage ripple, the inductor with smallest possible DC resistance should be selected provided its mechanical dimensions meet application requirements.

The RMS current rating of the inductor needs to meet the maximum load and the recommended rating of the saturation current is 1A or higher.

## 6.4 Input Capacitor Selection

The input capacitor is used in the Buck converter to maintain the input voltage by suppressing the voltage ripple induced by discontinuous switching current. The required RMS current rating I<sub>IN(RMS)</sub> of the input capacitor is calculated using Equation 5.

$$(EQ. 5) \quad I_{IN(RMS)} = I_{OUT(MAX)} \cdot \sqrt{D \cdot (1 - D)}$$

where I<sub>OUT(MAX)</sub> is the maximum average load current and D is the duty ratio. When D equals 0.5, I<sub>IN(RMS)</sub> has the maximum value which is I<sub>OUT(MAX)</sub>/2.

The voltage rating of the input capacitor should be higher than the maximum input voltage. The required capacitance  $C_{IN}$  of the input capacitor to ensure the expected peak-to-peak input voltage ripple  $\Delta V_{IN}$  is calculated using [Equation 6](#):

$$(EQ. 6) \quad C_{IN} = I_{OUT(MAX)} \cdot \frac{D \cdot (1-D)}{f_{SW} \cdot \Delta V_{IN}}$$

where  $f_{SW}$  is the switching frequency. The required capacitance also has the maximum value when D equals 0.5. Renesas recommends using ceramic capacitors as an input capacitor, which has low ESR and low ESL. When selecting the ceramic capacitor, consider that the effective capacitance reduces with DC bias voltage across it. Also, Renesas recommends using X7R ceramic capacitors because of their small temperature coefficient.

If the part is connected to the power source through a high impedance path, Renesas recommends adding an electrolytic capacitor in addition to the ceramic capacitor to damp the input voltage oscillation.

## 6.5 Output Capacitor Selection

The output capacitor determines both steady-state performance and transient performance of the Buck converter. Factors such as output voltage ripple, output voltage variation during transients, and control loop stability should be considered when selecting the output capacitor. For this part, Renesas recommends using X7R ceramic capacitors as the output capacitor. When selecting the ceramic capacitor, consider that the effective capacitance reduces with DC bias voltage across it.

For the ceramic capacitor, its capacitance is dominating the voltage ripple. Therefore, the required capacitance  $C_{OUT(RIPPLE)}$  for the expected peak-to-peak output voltage ripple  $\Delta V_{OUT(RIPPLE)}$  is calculated using [Equation 7](#).

$$(EQ. 7) \quad C_{OUT(RIPPLE)} = \frac{\Delta I_L}{8 \cdot f_{SW} \cdot \Delta V_{OUT(RIPPLE)}}$$

where  $\Delta I_L$  is the inductor the inductor peak-to-peak current ripple and  $f_{SW}$  is the switching frequency.

To meet the output voltage variation requirements during load step-up and load step-down transients, the required capacitance  $C_{OUT(STEPUP)}$  is calculated using [Equation 8](#) and  $C_{OUT(STEPDOWN)}$  is calculated using [Equation 9](#).

$$(EQ. 8) \quad C_{OUT(STEPUP)} = \frac{L \cdot \left(I_{STEP} + \frac{\Delta I_L}{2}\right)^2}{2 \cdot (V_{IN} - V_{OUT}) \cdot \Delta V_{OUT}}$$

$$(EQ. 9) \quad C_{OUT(STEPDOWN)} = \frac{L \cdot \left(I_{STEP} + \frac{\Delta I_L}{2}\right)^2}{2 \cdot V_{OUT} \cdot \Delta V_{OUT}}$$

where  $I_{STEP}$  is the transient load step and  $\Delta V_{OUT}$  is the expected voltage variation during the transient.

For the control loop to be stable with gain and phase margin in addition to sufficient bandwidth, the required capacitance  $C_{OUT(LOOP)}$  is derived using [Equation 10](#).

$$(EQ. 10) \quad C_{OUT(LOOP)} = \frac{32}{V_{OUT}}$$

where  $C_{OUT(LOOP)}$  is in  $\mu F$  and  $V_{OUT}$  is in V. Select the output capacitors such that aforementioned requirements are met, which means the total output capacitance should be higher than the maximum value of the above calculated capacitance.

For convenience, [Table 1](#) can be referenced when selecting output capacitors for typical  $V_{OUT}$  applications.

## 6.6 Diode Selection

The RAA211605 requires a freewheeling diode for the inductor current to flow when the internal high-side MOSFET is turned off. Select a diode with a reverse voltage rating at least 20% higher than the maximum input voltage. The continuous current rating of the diode should be greater than the highest output current. For better efficiency, select a diode with low forward voltage drop and fast reverse recovery time. Schottky diodes are recommended for this application.

## 6.7 BST Refresh

BST voltage is generated by an internal 3V regulator and acts as the power supply for gate driver of the high-side MOSFET. The internal regulator charges the boot capacitor when the SW node is pulled low during the switching cycle, in addition to any time  $V_{IN} - SW$  is greater than 3V. For the typical case of high  $V_{IN}$  voltage and low  $V_{OUT}$  voltage ( $V_{IN} - V_{OUT} > 3V$ ), no switching is needed to keep BST refreshed and the device can skip cycles for an unlimited duration in light load for improved efficiency. If an application runs in the dropout mode of the BST regulator ( $V_{IN} - V_{OUT} < 3V$ ), Renesas recommends using a minimum load of 5-10mA to ensure some occasional switching, which keeps BST refreshed.

## 6.8 Boot Capacitor Selection

A capacitor is needed between the BST pin and the SW pin to provide gate voltage for the high-side internal MOSFET. Renesas recommends using a 16V X7R 0.1 $\mu$ F ceramic capacitor as the bootstrap capacitor for most applications.

## 6.9 Thermal Considerations

The RAA211605 is packaged in the compact TSOT-23 package, which is capable of supporting high loads on a PCB designed with good heat sinking. To lower the thermal resistance of the package, apply large trace metal area and ground plane on the PCB. Ground vias underneath the IC and around the ground node of the input and output capacitors in addition to the output diode also help to dissipate heat. For example, the  $\theta_{JA}$  of this device measured on a PCB with 1 inch<sup>2</sup> ground trace area using 2oz copper is around 65°C/W. To stay under the recommended maximum junction temperature of 125°C, Figure 21 shows the approximate maximum ambient temperature at different loads ( $V_{OUT} = 3.3V$ ) allowed for the IC mounted on the aforementioned PCB.




Figure 21. Maximum Ambient Temperature vs Output Current


## 7. Layout Suggestions

- Place the input ceramic capacitor(s) as close as possible to the IC VIN pin and the diode. Keep the power loop (input ceramic capacitor, IC VIN pin, and diode) as small as possible to minimize phase node voltage ringing induced by trace parasitic inductance. This also results in better EMI performance.
- If an aluminum electrolytic capacitor is used, place it as close as possible to the IC VIN pin.
- Keep the phase node copper area small for less parasitic capacitance but large enough to handle the load current.
- Place the output capacitor(s) close to the inductor and freewheel diode.
- Connect the power ground (CIN, diode, and COUT ground) to the analog ground plane, which connects to the GND pin. Use a single point connection.
- Place feedback resistors close to the FB and GND pins, and away from phase node.
- Use a large etch metal area and ground plane on the PCB. Place ground vias underneath the IC and around the ground node of the input and output capacitors in addition to the output diode, facilitating better heat dissipation.

## 8. Package Outline Drawing

For the most recent package outline drawing, see [P6.064C](#).

P6.064C  
 6 Lead Thin Small Outline Transistor (TSOT) Plastic Package  
 Rev 2, 12/20



**Note:**

1. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
2. Die is facing up for mold. Die is facing down for trim/form, that is reverse trim/form.
3. Dimensions are exclusive of mold flash and gate burr.
4. The footlength measuring is based on the gauge plane method.
5. All specifications comply to JEDEC Spec MO193 Issue C.

## 9. Ordering Information

Part Number <sup>[1][2]</sup>	Part Marking <sup>[3]</sup>	Package Description (RoHS Compliant)	Pkg. Dwg. #	Carrier Type <sup>[4]</sup>	Junction Temp Range
RAA2116054GP3#JA0	605	TSOT23-6	<a href="#">P6.064C</a>	Reel, 3k	-40 to 125°C
RTKA211605DR0000BU	RAA211605 Demonstration Board				
RTKA211605DR0010BU	RAA211605 DC/DC step-down regulator small form factor demonstration board				

1. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J-STD-020.
2. For Moisture Sensitivity Level (MSL), see the [RAA211605](#) device page. For more information about MSL, see [TB363](#).
3. Part marking is located on the bottom of the part.
4. See [TB347](#) for details about reel specifications.

## 10. Revision History

Revision	Date	Description
1.06	Mar 24, 2023	Updated Max for Output Voltage, VOUT in Recommended Operating Conditions.
1.05	Oct 13, 2021	Corrected Typo in EC table changed unit for Line Regulation from mV/V to $\mu$ V/V.
1.04	Oct 4, 2021	Updated Features bullet
1.03	Sep 21, 2021	Updated Ordering Information table.
1.02	Sep 10, 2021	Corrected typo in the paragraph under Equation 10 on page 12.
1.01	Jul 29, 2021	Updated Functional Description section. Added BST Refresh section.
1.00	Jul 14, 2021	Initial release.



## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.