RENESAS

RC18016

JESD204B/C Compliant Fanout Buffers and Dividers

Description

The RC18016 is a fully integrated clock and SYSREF signal fanout buffer for JESD204B/C applications. The device provides a high-performance clock and converter synchronization solution for wireless base station radio equipment boards with JESD204B/C subclass 0, 1, and 2 compliance. The main function of the device is the distribution and fanout of highfrequency clocks and low-frequency system reference signals generated by a JESB204B clock generator such as the [RC38612,](https://www.renesas.com/us/en/products/clocks-timing/application-specific-clocks/network-synchronization/ieee-1588-and-synchronous-ethernet-clocks/rc38612-radio-access-network-equipment-synchronizer-six-channels) extending its fanout capabilities and providing additional phase-delay. The RC18016 is optimized to deliver very low phase noise clocks and precise, phase-adjustable SYSREF synchronization signals.

The RC18016 distributes the input clock (CLK) and JESD204B SYSREF signals (REF) to four fanout channels. Input clock signals can be frequency divided and are fanned-out to multiple clock (QCLK_y) and SYSREF (QREF_r) outputs. Configurable phase-delay circuits are available for both clock and SYSREF signals. The propagation delays in all signal paths are fully deterministic to support fixed phase relationships between clock and SYSREF signals within one device. The device facilitates synchronization between frequency dividers within one device and across multiple devices, removing phase ambiguity introduced in dividers between power and configuration cycles.

Applications

- Wireless infrastructure applications: 4G, 5G, and mmWave
- **Frequency divider synchronization across multiple** devices
- Ideal clock driver for jitter-sensitive ADC and DAC circuits
- Radar, imaging, instrumentation, and medical

Features

- Distribution, fanout, phase-delay of clock, and SYSREF signals
- Low output noise floor: -163dBc/Hz (245.76MHz)
- Supports clock frequencies up to 3GHz, including clock output frequencies of 983.04MHz, 491.52MHz, 245.76MHz, and 122.88MHz
- Phase alignment mode across multiple buffers with any frequency divider setting
- Configuration through 3-wire SPI interface
- Supply voltage:
	- 3.3V core and signal I/O
	- 1.8V digital control SPI I/O (3.3V-tolerant inputs)
- Reference inputs are fail-safe
- Provides four output channels with a total of 16 differential outputs
- Outputs channels include:
	- Dedicated clock outputs
	- Outputs configurable as SYSREF outputs with individual phase delay stages, or configurable as additional clock outputs
	- Clock outputs are powered-on/enabled at startup
	- QREF_r (SYSREF) outputs disabled at startup
- Each clock channel contains:
	- Frequency Dividers: $\div 1, \div 2, \div 3, \div 4, \div 6, \div 8, \div 12$, \div 16, \div 24
	- Clock phase delay circuits, delay unit is the clock period; 256 steps
- SYSREF: Configurable precision phase delay circuits: 8 steps of 131ps, 262ps, 393ps, or 524ps
- Flexible differential outputs:
	- LVDS/LVPECL/AC-HCSL
	- Amplitude configurable for LVDS and LVPECL
	- Power-down modes for unused outputs
	- Supports DC and AC coupling
	- QREF r (SYSREF) output pre-bias feature to prevent glitches when turning output on or off
- **Package: 64-VFQFPN (9.0** \times **9.0** \times **0.85 mm)**
- Ambient temperature range: -40°C to +105°C (case)

Contents

1. Block Diagram

Figure 1. Block Diagram

2. Pin Information

2.1 Pin Assignments

Figure 2. Pin Assignments, 64-VFQFPN Package (Top View)

2.2 Pin Descriptions

Table 1. Pin Descriptions

Table 1. Pin Descriptions (Cont.)

1. Internal pull-up (PU) and pull-down (PD) resistors are indicated in parentheses. See [Table](#page-7-2) 5 for values.

3. Specifications

3.1 Absolute Maximum Ratings

Caution: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Table 2. Absolute Maximum Ratings

1. According to JEDEC JS-001-2012/JESD22-C101.

3.2 Recommended Operating Conditions

Table 3. Recommended Operating Conditions

1. 125°C/10year lifetime is based on the evaluation of intrinsic wafer process technology reliability metrics. The limiting wafer level reliability factor for this technology with respect to high temperature operation is electro-migration. The device is verified to the maximum operating junction temperature through simulation.

3.3 Thermal Specifications

Table 4. Thermal Resistance for 64-VFQFPN Package [1]

Table 4. Thermal Resistance for 64-VFQFPN Package [1] (Cont.)

1. Standard JEDEC 2S2P multilayer PCB.

3.4 Pin Characteristics

Table 5. Pin Characteristics, $V_{DD-V} = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to +105°C

3.5 DC Characteristics

Table 6. Power Supply DC Characteristics, V_{DD} $V = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to +105°C ^[1]

1. Electrical parameters are confirmed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

1. f_{IN} (input) = 491.52MHz, f_{SYSREF} = 7.68MHz, NA = 0x0000 (÷1), NB = 0x0011 (÷4).

2. QCLK_y and QREF_r outputs unloaded.

Table 8. LVCMOS DC Characteristics, V_{DD_V} **= 3.3V ± 5%,** T_A **= -40°C to +105°C [1]**

1. Electrical parameters are confirmed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

Table 9. LVCMOS (JESD8-7A, 1.8V) DC Characteristics, V_{DD-V} = 3.3V ± 5%, T_A = -40°C to +105°C [1][2]

1. Electrical parameters are confirmed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

2. Table is valid for the SPI interface pins nCS, SCLK and SDAT. SPI inputs have hysteresis.

Table 10. Differential Input DC Characteristics, V_{DD} $_V$ = 3.3V \pm 5%, T_A = -40°C to +105°C ^[1]

1. Electrical parameters are confirmed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

1. Electrical parameters are confirmed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

2. Outputs terminated with 50Ωto V_T = V_{DD_V} – 1.6V (350mV amplitude setting), V_{DD_V} – 2.0V (750mV amplitude setting), V_{DD_V} – 2.25V (1000mV amplitude setting)

Symbol	Parameter	Minimum Test Conditions		Typical	Maximum	Unit
V_{OS}	Offset Voltage [3]	1.20 350mV Amplitude Setting		1.25	1.30	
		750mV Amplitude Setting	.25	1.30	1.35	
ΔV_{OS}	V_{OS} Magnitude Change				50	mV

Table 12. LVDS DC Characteristics V_{DD_V} **= 3.3V ± 5%, T_A = -40°C to +105°C [1][2]**

1. Electrical parameters are confirmed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

2. Outputs are terminated 100Ω

3. V_{OS} changes with V_{DD} _V.

Table 13. AC-HCSL DC Characteristics V_{DD} $V = 3.3V \pm 5\%$, $T_A = -40^{\circ}C$ to +105°C ^{[1][2]}

1. Electrical parameters are confirmed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

2. Outputs are terminated 50Ω to ground

3.6 AC Characteristics

Table 14. AC Characteristics, $V_{DD-V} = 3.3V \pm 5\%$ **,** $T_A = -40\degree C$ **to +105** $\degree C$ **^[1]**

Table 14. AC Characteristics, $V_{DD-V} = 3.3V \pm 5\%$ **,** $T_A = -40\degree$ **C to +105** \degree **C [¹] (Cont.)**

1. Electrical parameters are confirmed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

2. The CLK, nCLK input supports 0Hz if the applied static signal has a minimum amplitude as specified by V_{IN} , $V_{DIFF IN}$.

3. Only applicable to a multi-device phase alignment procedure as a max frequency for applying multiple edges to the REF input. This specification is not applicable if a single REF edge is used for multi-device phase alignment.

4. V_{IL} should not be less than -0.3V and V_{IH} should not be greater than $V_{\text{DD_V}}$.

5. Common Mode Input Voltage is defined as the cross-point voltage.

- 6. Input = 50% duty cycle.
- 7. LVPECL outputs terminated with 50Ω to V_T = V_{DD_V} 1.6V (350mV amplitude setting), V_{DD_V} 2.0V (750mV amplitude setting), V_{DD_V} 2.25V (1000mV amplitude setting).
- 8. LVDS outputs terminated 100Ω across Q, nQ.
- 9. This parameter is defined in accordance with JEDEC standard 65.
- 10. Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the differential cross points.
- 11. All frequency dividers N are in ÷1, ÷2, ÷4 or ÷8; output amplitude setting 750mV.
- 12. Failure to meet CLK/REF setup and hold time can result in a failure to align output phases across multiple devices.
- 13. Output amplitudes set to 350mV or 750mV.

Table 15. DCB and Phase Delay Characteristics, V_{DD} $_V = 3.3V \pm 5\%$, $T_A = -40^{\circ}$ C to +105°C ^[1]

Symbol	Parameter	Test Conditions		Minimum	Typical	Maximum	Unit
f_{DCO}	DCO Lock Range			963.04	983.04	1003.04	MHz
T _{DCB}	ΦREF r Delay Unit Range	f_{DCO} = 983.04MHz	$DLC = 1 (DLC[1:0] = 00)$	115	131	150	ps
			$DLC = 2 (DLC[1:0] = 01)$	230	262	300	ps
			$DLC = 3 (DLC[1:0] = 10)$	345	393	450	ps
			$DLC = 4 (DLC[1:0] = 11)$	460	524	600	ps
		f_{DCO} = 963.04MHz (min DCO frequency)	$DLC = 1 (DLC[1:0] = 00)$	113	134	152	ps
			$DLC = 2 (DLC[1:0] = 01)$	226	268	304	ps
			$DLC = 3 (DLC[1:0] = 10)$	339	402	456	ps
			$DLC = 4 (DLC[1:0] = 11)$	452	536	608	ps
		f_{DCO} = 1003.04MHz (max DCO frequency)	$DLC = 1 (DLC[1:0] = 00)$	112	128	142	ps
			$DLC = 2 (DLC[1:0] = 01)$	224	256	284	ps
			$DLC = 3 (DLC[1:0] = 10)$	336	384	426	ps
			$DLC = 4 (DLC[1:0] = 11)$	448	512	568	ps
T_{IN} [2]	ΦCLK x Delay Unit	$f_{IN} = 983.04 MHz$		\blacksquare	1017	$\overline{}$	ps
f_1, f_2	DCO Phase Detector Frequency					200	MHz
Δt_D	Delay unit variation	ΦREF r delay unit variation (deviation from nominal, $DLCI[1:0] = 00$		-30	Ω	$+30$	ps
		PCLK y delay unit variation (deviation from nominal)		-20	Ω	$+20$	ps

1. Electrical parameters are confirmed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

2. Φ CLK_x clock channel delay unit is equal to 1 ÷ f_{IN}.

3.6.1 Additive Clock Phase Noise Characteristics

The RC18016 is a buffer device; it does not filter the phase noise on the input clock source. Phase noise caused by noise sources within the device can add to the input signal noise, resulting in an increased noise on the outputs (additive phase noise). Phase noise from within the part is not correlated with the noise on the input; therefore, the root-sum-square method must be used to calculate the output phase noise: $\Phi_{OUT}^2 = \Phi_{IN}^2 + \Phi_{DEVICE}^2$. As a consequence, at frequency offsets where the input phase noise Φ_{IN} is higher than internal noise sources, the effect of additive phase noise is not measurable.

Simulations of the device phase noise performance are done with an ideal input source; however, simulation models may not account for all possible internal noise sources. [Table](#page-12-0) 16 shows the simulation results for the RC18016 buffers with an ideal input source. [Table](#page-13-0) 17 shows output phase noise measured with a low-noise input source, with one column for the measured data and a second column which de-rates the measured data by a

factor to model the process variation. [Figure](#page-15-0) 4, [Figure](#page-14-1) 5, and Figure 6 show that the input phase noise is the dominating factor in the measured data up to an offset of 100kHz. Above 100kHz, the noise floor of the device dominates the characteristics.

1. Ideal input signal: rectangular clock signal with a slew rate of 5V/ns and without phase noise.

2. Phase noise and spurious specifications apply for device operation with QREF_*r* outputs inactive (no SYSREF pulses generated). Phase noise specifications are applicable for all outputs active, Nx not equal, process and voltage variations included.

Figure 3. Additive Clock Phase Noise Characteristics (85°C, Worst Case Simulation Model)

1. Phase noise and spurious specifications apply for device operation with QREF_*r* outputs inactive (no SYSREF pulses generated). Phase noise specifications are applicable for all outputs active, Nx not equal.

2. Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

3. Measured results at the maximum temperature of 85°C using an input source with a phase noise characteristics of:

▪ 245.76MHz: -143.7dBc/Hz (1kHz offset), -152.5dBc/Hz (10kHz), -160.8dBc/Hz (100kHz), -172.6dBc/Hz (1MHz), -179.5dBc/Hz (10MHz).

▪ 491.52MHz: -137.7dBc/Hz (1kHz offset), -147.4dBc/Hz (10kHz), -156.1dBc/Hz (100kHz), -167.6dBc/Hz (1MHz), -170.1dBc/Hz (10MHz).

▪ 983.04MHz: -132.5dBc/Hz (1kHz offset), -141.4dBc/Hz (10kHz), -149.9dBc/Hz (100kHz), -161.4dBc/Hz (1MHz), -164.2dBc/Hz (10MHz).

4. De-rating factor applied to the characterized data at 85°C to account for worst-case process variation.

Offset (Hz)

1. Measured results with DLC $[1:0] = 00$ and Φ REF_ $r = 3$.

4. Principles of Operation

4.1 Overview

The RC18016 is a JESD204B/C fanout buffer with configurable phase delay. The device supports the division, phase-delay, and distribution of high-frequency clocks (input: CLK, nCLK), and the fanout and phase-delay of lowfrequency synchronization (SYSREF) signals (input: REF/nREF). Clock and SYSREF signal paths are independent and are organized in channels, with each channel consisting of several clock and SYSREF outputs. Outputs are configurable with support for LVPECL, LVDS, and AC-HCSL. Individual channels and unused circuit blocks support a powered-down state for reduced power consumption operation. The register map, accessible through a SPI interface with read-back capability, controls the main device settings.

4.2 Signal Flow

The RC18016 offers four channels with the names A, B, C, and D. Each channel supports individual frequencydivision, phase-delay and fan-out functions of the input clock to a total of eight QCLK_y clock outputs; each channel also distributes the SYSREF input signal to multiple QREF r outputs with individual per-output phase delay capability.

The central clock distribution ensures low skew clock outputs within each channel; outputs are synchronous across channels (independent on the divider setting) on the incident rising clock edge for all outputs with equal phase delay settings.

SYSREF output are synchronous with each other for equal phase-delay settings. QCLK, y and QREF, r outputs will be phase-locked to each other if the CLK and REF inputs are phase-locked. The phase-delay capability in each signal path can be used to establish repeatable and deterministic clock to SYSREF phase relationships at the outputs.

The CLK and QREF signal paths are optimized for channel isolation allowing high-speed clocks of 983.04MHz, 1474.56MHz, or 1966.08MHz (up to 3GHz), and lower-speed SYSREF signals at, e.g., 7.68MHz or 9.6MHz, with a minimum of signal crosstalk and spurious signals.

4.3 Clock Channel Divider

Each of the independent frequency dividers N_A-N_D can be individually set to the divider values ÷1, ÷2, ÷3, ÷4, ÷6, $\div 8, \div 12, \div 16$, and $\div 24$. The dividers are synchronous and have an equal propagation delay on the incident edge (for the supported frequency divider settings, see [Table](#page-16-4) 19). The default (power-up) divider value for channel A and D is ÷1, the default divider value for channel B and C are set by the state of pin 31 (NBC_DEF). See [Table](#page-17-2) 20.

1. NBC_DEF can be left open (reads logic 1).

4.4 Phase Delay

Output phase delay is independently supported on each clock channel and each SYSREF output. The delay unit of the clock channel phase-delay circuits Φ_{CLK *x*} is a function of the frequency f_{IN} applied to CLK input: 1 ÷ f_{IN}.

The delay unit of the SYSREF phase-delay circuits Φ_{REF r} is a function of an internal oscillator frequency f_{DCO} and the DLC multiplier setting. The oscillator is fully self-contained and located in delay calibration block (DCB). At startup, this oscillator is calibrated with the input frequency f_{IN} as reference. After the calibration, the oscillator is turned-off to save power and to eliminate noise. See [Table](#page-17-3) 21 for details on the delay unit, number of available steps and the delay range.

Table 21. Delay Circuit Characteristics

Delay Circuit	Unit	Steps	Range		
Clock channel Φ _{CLK x}	1 ÷ f _{iN} 1.017ns at f_{IN} = 983.04MHz	256	$256 \div f_{IN}$ [1] 0 to 259.3ns at f_{IN} = 983.04MHz		
SYSREF Φ_{REF} $_{r}$	T_{DCB} ^[2] $DLC = 0: 131ps$ $DLC = 1:262ps$ $DLC = 2:393ps$ $DLC = 3:524$ ps	8	07 * T_{DCR} [3] $DLC = 0:0$ to 0.917ns $DLC = 1:0$ to 1.834ns $DLC = 2:0 to 2.751ns$ $DLC = 3:0$ to 3.668ns		

1. At f_{IN} = 983.04MHz, the clock channel delay range is equal to 260.416ns and encompasses 32 periods of a 122.88MHz clock signal.

2. $T_{DCB} \sim DLC \div (8 \cdot f_{DCO})$. $f_{DCO} = 983.04$ MHz. DLC = 1, 2, 3 or 4.

3. SYSREF phase delay supports ≥ 8 delay stops within one input reference period for f_{IN} = 254.76MHz to f_{IN} = 983.04MHz.

4.4.1 Delay Calibration Block (DCB)

The DCB sets the SYSREF delay unit by providing a reference signal to the QREF r delay circuits. [Figure](#page-18-0) 7 shows the functional diagram. The DCB requires configuration and calibration. Verification of the calibration is optional.

Description: The DCB consists of an internal DCO running at f_{DCO} = 983.04 ±20MHz, three frequency dividers P_{DCB} , M_{DCB} and N_{DCB} and a digital hold circuit. The DCB input frequency is the device input frequency f_{IN} at the differential CLK, nCLK input. The input frequency acts as a reference to lock the oscillator to a stable and known frequency.

The output of the DCB is the effective delay unit T_{DCB} which is approximately one eighth of the oscillator period multiplied by the DLC multiplier. The DLC multiplier extends the delay unit by a factor of 1, 2, 3 or 4. For instance, at a DCO frequency of 983.04MHz, DLC = 1 sets the SYSREF delay unit to 131ps; DLC = 2 sets the delay unit to 262ps, etc.

Configuration: Select a desired delay unit and corresponding DLC multiplier from [Table](#page-18-1) 22. DLC[1:0] also sets the N_{DCB} divider. Then, find a P_{DCB} and M_{DCB} divider configuration to locate the oscillator frequency into the range of f_{DCO} = 983.04MHz according to the formula in [Figure](#page-18-0) 7. The DCO lock condition is f₁ = f₂ while both f₁ and f_2 must be lower than 200MHz. For instance, if f_{IN} = 245.76MHz and the smallest possible SYSREF delay unit is desired, set DLC = 1 (DLC[1:0] = 00; also sets N_{DCB} = ÷1). Then, set P_{DCB} = ÷24 and M_{DCB} = ÷96. As a result,

 $f_1 = f_2 = 10.24$ MHz, $f_{DCO} = 983.04$ MHz. This example configuration results in a delay unit of measured: 131ps. [Table](#page-18-2) 23 shows more configuration examples.

Calibration: Calibration requires a valid DCB configuration with the DCO locking to an input frequency. Setting DCB_CAL = 1 starts an automatic calibration. At the end, the DCB_CAL bit will clear, the delay unit value is stored digitally and the DCO, P_{DCB}, M_{DCB} and N_{DCB} frequency dividers turn off. The QREF_{_}r delay circuits now use the stored constant delay unit. The delay unit remains digitally stored until the next power cycle. The DCB calibration must run once as part of the device startup procedure and must be re-run after each input frequency or DCB configuration change.

Verification: Verify a successful calibration by reading the DAC_CODE value. 0 < DAC_CODE< 32767 indicates a successful calibration. If DAC_CODE = 0 or DAC_CODE = 32767, the DCB calibration should be re-run with an alternative P_{DCB}, M_{DCB} setting while maintaining the desired M_{DCB} · N_{DCB}/P_{DCB} ratio for locking the DCO to the input frequency.

Figure 7. DCB Functional Diagram

Table 22. DCB Delay Unit at f_{DCO} = 983.04MHz

1. $f_{DCO} = 983.04$ MHz.

4.5 QCLK_y to SYSREF Phase Alignment

Single Device: To achieve an output phase alignment between the QCLK_y clock and the QREF_*r* SYSREF outputs, the CLK and REF input signals must be phase aligned or have a known, deterministic phase relationship. [Figure](#page-19-2) 8 shows an example output phase alignment for aligned clock and SYREF inputs. The closest (smallest phase error) output alignment is achieved by setting the clock phase delay register Φ_{QCLK} γ to 0x00 (clock) and the SYSREF phase delay register Φ_{QCIK} $_Y$ to 0x04. With a SYSREF phase delay setting of 0x03 or less, the QREF routput phase is in advance of the QCLK y phase, which is applicable in JESD204B/C application. Phase delay settings and propagation delays are independent on the clock and SYSREF frequencies. [Table](#page-19-3) 24 shows recommended phase delay setting several device configurations.

1. QCLK y and QREF outputs are aligned on the incident edge.

4.5.1 QCLK_y and QREF_r Phase Alignment Across Multiple Devices

The device architecture supports phase aligned QCLK y and QREF r output signals across multiple devices. For applications that use the frequency dividers of $\div 2, \div 3, \div 4, \div 6, \div 8, \div 12, \div 16$, or $\div 24$, or any combination of these

dividers, all devices participating in the output phase alignment must go through a specific alignment procedure at device startup.

Pre-conditions

- Each RC18016 must be driven by a clock device that keeps clock and SYSREF signals aligned at the CLK and REF inputs (see setup and hold time specification).
- The frequency on the REF input must be smaller than any QCLK y output frequency.
- A valid input frequency must be applied to the CLK input (e.g., 491.52MHz).

Alignment Method

- Phase alignment is achieved by driving the REF inputs with a rising edge signal at the same time with respect to the CLK input signal.
- During the alignment process, the output period of the divided clock signal (on QCLK y outputs) will have longer periods until output alignment is achieved.
	- **Example:** Input CLK frequency is 491.52MHz, output divider is ÷4, output frequency is 122.88MHz. During the alignment procedure started by REF, the QCLK_y output period changes from 8.138ns to 10.172ns for multiple cycles. The device facilitates the period of the input signal (2.034ns) to "stretch" the output period: 8.138ns + 2.034ns = 10.172ns.

Alignment Procedure

- 1. Set the MD_ALIGN_Φ bit to enable the alignment procedure.
	- **•** Wait for \geq 5µs before applying a signal to the REF input.
- 2. Apply an alignment signal (rising edge) to the REF input.
	- Place the rising edge REF signal before the rising edge of the CLK signal that is shared between all participating buffers.
	- REF to CLK setup and hold time specification must be met.
	- A single REF rising edge is sufficient for starting the alignment.
- 3. Output behavior during alignment:
	- QCLK y outputs in ÷1 divider mode work normally as expected without cycle slips or period increases.
	- QCLK y outputs in $\div 2$, $\div 3$, $\div 4$, $\div 6$, $\div 8$, $\div 12$, $\div 16$ or $\div 24$ divider mode expose longer periods as described above.
	- REF outputs always buffer out the REF input signal (when QREF r outputs are powered on and are enabled).

Result

- The procedure aligns the output phases (rising incident edge) of all QCLK_y output signals across participating buffers. This includes the output phases of the frequency-divided clock signals and the outputs divided by 1.
- The input to output delay is the same across all participating buffer devices (measured on the incident edge).
- **•** The alignment procedure has a maximum duration of 48x (1 \div f_{IN}).
- After alignment is achieved, the device auto-clears the MD_ALIGN_Φ register bit.

The alignment procedure can be repeated at any time after setting the MD_ALIGN_Φ bit.

Table 25. MD_ALIGN_Φ Multi-Device Phase Alignment Function Table

4.6 Differential Outputs

Table 26. Output Features

1. Amplitudes are measured single-ended. Differential amplitudes supported are 700mV, 1500mV and 2000mV.

2. y = A0, A1, A2, B0, B1, C0, C1, D.

3. r = A0, A1, A2, B0, B1, C0, C1, D.

4. $V_T = V_{DD}$ v - 1.6V (350mV amplitude setting), V_{DD V} - 2.0V (750mV amplitude setting), V_{DD V} - 2.25V (1000mV amplitude setting).

5. AC coupling and DC coupling supported.

6. See [Application Information](#page-27-0) for output termination information.

7. AC-HCSL refers to an output type with voltage levels below 1.2V and AC characteristics similar to HCSL.

8. In JESD204B/C applications, it is recommended to use QREF_r (SYSREF) outputs configured to LVDS and 350mV amplitude. AC-coupling and DC-coupling is supported.

Table 27. Individual Clock Output (QCLK_y) Settings [1]

1. Applicable to clock outputs: QCLK_*y* and QREF_*r* outputs in clock mode (MUX_*r* = 0).

2. See [Application Information](#page-27-0) for output termination information.

3. Differential output is disabled in static low state: QCLK_*y* = L, nQCLK_*y* = H.

Table 28. Individual SYSREF Output (QREF_r) Settings [1]

1. Applicable QREF_*r* outputs when configured as SYSREF output (MUX_*r* = 1).

2. See [Application Information](#page-27-0) for output termination information.

3. Differential output is disabled in static low state: QCLK_*y* = L, nQCLK_*y* = H.

Table 29. QREF_r Setting for JESD204B/C Applications

1. QREF_*r* = L, nQREF_*r* = H.

2. QREF_*r* = nQREF_*r* = VOS.

3. This is the state after setting the PD_S bit to 1 and then setting it to 0 as described in step 3 of [Device Startup, Reset, and Synchronization.](#page-22-0)

4. QREF_*r* = H, nQREF_*r* = L.

4.7 Device Startup, Reset, and Synchronization

At startup, an internal POR (power-on reset) resets the RC18016 and sets all register bits to its default value. The default divider value of the NB and NC frequency dividers are set by the state of the NBC_DEF pin. After internal POR, the device will initialize internal circuits and for 2ms before it accepts an external clock signal at the CLK input (the CLK input is internally turned off during that time).

In the default configuration the QCLK y outputs are enabled, QREF outputs are disabled at startup. Recommended configuration sequence (in order):

- 1. (Optional) Set the value of the CPOL register bit to define the SPI read mode so that SPI settings can be validated by subsequent SPI read accesses.
- 2. Verify the completion of internal power-up by reading the ST_READY status bit in register 0x6E, bit D1. ST_READY is set to 1 by the device at the end of the internal power-up procedure. Continue the device startup once ST_READY is set to 1.

- 3. Configure the channel circuits and the outputs to the desired values and configure the DCB:
	- For synchronization between multiple devices (see QCLK y and QREF r Phase Alignment Across Multiple [Devices\)](#page-19-1). Write a 1 to MD_ALIGN_ Φ to start the multi-buffer phase alignment process. This will cause the st any ALIGN status bit to be set to 1, then the MD ALIGN Φ bit will automatically clear. The st any ALIGN status bit can be used to monitor the multi-buffer alignment process. When st any ALIGN reports 1, the device is either waiting for a rising edge on REF, or the alignment is in progress. When st any ALIGN reports 0, the alignment is complete. The multi-device alignment requires a valid clock signal to be applied to the CLK input.
	- **•** Output source MUX_r, output divider N_{A-D}, clock delay Φ_{A-D} ; MUX-output style, amplitude and power down mode for QCLK_*y* and QREF_*r* outputs
	- (Optional) In preparation for JESD204B/C SYSREF operation, configure the global BIAS_TYPE bit and the BIAS r bit for each QREF r. Further, for AC coupling applications (BIAS TYPE = 1) after setting BIAS_TYPE to 1, set the PD_S bit to 1 and then set it to 0; this will set QREF_r and nQREF_r to the LVDS crosspoint level (VOS). If SYSREF generation is started and halted, then repeat the process of setting the PD_S bit to 1 and then setting it to 0; this will set QREF_r and nQREF_r to the LVDS crosspoint level (VOS).
	- Phase delay for Φ_{REF r} values for the QREF_*r* outputs.
	- Setup the DCB settings DLC, P_{DCB} and M_{DCB} as described in the paragraph "Configuration", see Delay [Calibration Block \(DCB\)](#page-17-1)
- 4. If not already applied: apply a valid input frequency to CLK. Set the PB_CAL bit and the DCB_CAL bit to start the calibration of the precision bias current circuit and the DCB calibration. Both bits will auto-clear. See paragraph "Configuration" in [Delay Calibration Block \(DCB\)](#page-17-1).
	- (Optional): verify the success of the DCB calibration by reading the DAC_CODE value. See paragraph "Verification" in [Delay Calibration Block \(DCB\)](#page-17-1)
- 5. (Only for using the clock delay circuits): Set the initialization bit INIT_CLK to initiate the ΦCLK_*x* delay circuits. The INIT_CLK bit will self-clear. During this initialization step, all QCLK_y and QREF_*r* outputs are reset to the logic low state.
- 6. Enable or disable outputs as desired by accessing the output-enable registers 0x74 and 0x76.
- 7. At this point, the configuration of the registers should be completed and the SPI transfer ended. Set nCS to high level.

Registers in the address range 0x78 to 0xFF should not be used. Do not write into any registers in the 0x78 to 0xFF range.

4.7.1 Changing Frequency Dividers and Phase Delay Values

Clock Frequency Divider and Delay

The following procedure must be applied for a change of a clock divider and phase delay value N_{A-D,} and Φ _{CLKA-} D:

- 1. (Optional) Set the value of the CPOL register to define the SPI read mode so that SPI settings can be validated by subsequent SPI read accesses.
- 2. (Optional) Disable outputs that will experience a frequency divider or delay value change.
- 3. Configure the N_{A-D} dividers and the delay circuits Φ _{CLKA-D} to the desired new values.
- 4. Set the initialization bit INIT_CLK. This will initiate all divider and delay circuits, and synchronize them to each other. The INIT_CLK bit will self-clear. During this initialization step, all QCLK_y and QREF_*r* outputs are reset to the logic low state.
- 5. (Optional) Enable the outputs whose frequency divider was changed.

SYSREF Delay

The following procedure must be applied for a change of any SYSREF phase delay value Φ_{REF} _{r:}

- 1. (Optional) Set the value of the CPOL register to define the SPI read mode so that SPI settings can be validated by subsequent SPI read accesses.
- 2. Configure any delay circuits Φ_{REF r} to their desired new values. During configuration of Φ_{REF r} outputs are not stopped or interrupted.

4.8 SPI Interface

The RC18016 has a 3-wire serial control port capable of responding as a slave in an SPI configuration to allow read and write access to any of the internal registers for device programming or read back. The SPI interface consists of the SCLK (clock), SDAT (serial data input and output), and nCS (chip select) pins. A data transfer consists of any integer multiple of 8 bits and is always initiated by the SPI master on the bus. Internal register data is organized in SPI bytes of 8 bits each. If nCS is at logic high, the SDAT data I/O is in high-impedance state and the SPI interface of the RC18016 is disabled. In a write operation, data on SDAT will be clocked in on the rising edge of SCLK. In a read operation, data on SDAT will be clocked out on the falling or rising edge of SCLK depending on the CPOL setting (CPOL = 0: output data changes on the falling edge, CPOL = 1: output data changes on the rising edge).

Starting a data transfer: Requires nCS to set and hold at logic low level during the entire transfer. Setting nCS = 0 will enable the SPI interface with SDAT in data input mode. The master must initiate the first 8-bit transfer. The first bit presented to the slave is the direction bit R/nW (1 = Read, 0 = Write) and the following seven bits are the address bits A[0:6] pointing to an internal register in the address space 0 to 127. Data is presented with the LSB (least significant bit) first.

Read operation: Read from an internal register. A read operation starts with an 8-bit transfer from the master to the slave. SDAT is clocked on the rising edge of SCLK. The first bit is the direction bit R/nW which must be to 1 to indicate a read transfer, followed by 7 address bits A[0:6]. After the first 8 bits are clocked into SDAT, the SDAT I/O changes to output: the register content addressed by A[0:6] is loaded into the shift register and the next 8 SCLK falling clock cycles (if CPOL = 0) will then present the loaded register data on the SDAT output and transfer these to the master. Transfers must be completed by de-asserting nCS after any multiple 8 SCLK cycles. If nCS is deasserted at any other number of SCLKs, the SPI behavior is undefined. SPI byte (8 bit) and back-to-back read transfers of multiple registers are supported with an address auto-increment. During multiple transfers, nCS must stay at logic low level and SDAT will present multiple registers (A), (A+1), (A+2), etc. with each 8 SCLK cycles. During SPI Read operations, the user may continue to hold nCS low and provide further bytes in a single block read.

Write operation: Write to an RC18016 register. During a write transfer, a SPI master transfers one or more bytes of data into the internal registers of the RC18016. A write transfer starts by asserting nCS to low logic level. The first bit presented by the master must set the direction bit R/nW to 0 (Write) and the 7 address bits A[0:6] must contain the 7-bit register address. Bits D0 to D7 contain 8-bit of payload data, which is written into the register addressed by A[0:6] at the end of a 8-bit write transfer. Multiple, subsequent register transfers from the master to the slave are supported by holding nCS asserted at logic low level during write transfers. The 7-bit register address will auto-increment. Transfers must be completed by de-asserting nCS after any multiple 8 SCLK cycles. If nCS is de-asserted at any other number of SCLKs, the SPI behavior is undefined.

End of transfer: After de-asserting nCS, the SPI bus is available to transfers to other slaves on the SPI bus. See also the READ diagram ([Figure](#page-25-0) 9) and WRITE diagram [\(Figure](#page-25-1) 10) displaying the transfer of two bytes of data from and into registers.

Registers 0x78 to 0xFF: Registers in the address range 0x78 to 0xFF should not be used. Do not write into any registers in this range.

Figure 10. Logic Diagram WRITE Data into RC18016 Registers

Table 30. SPI Read / Write Cycle Timing Parameters

Figure 11. SPI Timing Diagram

5. Application Information

5.1 Fail-safe Inputs

The CLK/nCLK, REF/nREF, VTC, VTR, and NBC DEF pins are fail-safe, meaning they tolerate being driven when the device is powered down.

5.2 Input Interface Circuits

Figure 12. LVDS Output Drives RC18016 Input with Integrated Termination Resistor (DC-Coupled)

Figure 13. LVPECL Output Drives RC18016 Input with Integrated Termination Resistor (DC-Coupled)

5.3 Termination for QCLK_y, QREF_r LVDS Outputs

[Figure](#page-28-1) 14 shows an example termination for the QCLK_y, QREF_r LVDS outputs. In this example, the characteristic transmission line impedance is 50Ω. The termination resistor R (100Ω) is matched to the line impedance. The termination resistor must be placed at the line end. No external termination resistor is required if R is an internal part of the receiver circuit. The LVDS termination in [Figure](#page-28-1) 14 is applicable for any output amplitude setting specified in [Table](#page-21-4) 26.

Figure 14. LVDS Output Termination

5.4 AC Termination for QCLK_y, QREF_r LVDS Outputs

[Figure](#page-28-2) 15 and [Figure](#page-28-3) 16 show example AC terminations for the QCLK_y, QREF_r LVDS outputs. In the examples, the characteristic transmission line impedance is 50Ω. In [Figure](#page-28-2) 15, the termination resistor R (100Ω) is placed at the line end. No external termination resistor is required if R is an internal part of the receiver circuit, which is shown in [Figure](#page-28-3) 16. The LVDS terminations in both [Figure](#page-28-2) 15 and [Figure](#page-28-3) 16 are applicable for any output amplitude setting specified in [Table](#page-21-4) 26. The receiver input should be re-biased according to its common mode range specifications.

Figure 15. LVDS AC Output Termination – with Rebiased input

Figure 16. LVDS AC Output Termination

5.5 Termination for QCLK_y, QREF_r LVPECL Outputs

[Figure](#page-29-3) 17 shows an example termination for the QCLK y, QREF r LVPECL outputs. In this example, the characteristic transmission line impedance is 50Ω. The R1 (50Ω) and R2 (50Ω) resistors are matched load terminations. The output is terminated to the termination voltage V_T . The V_T must be set according to the output amplitude setting defined in [Table](#page-21-4) 26. The termination resistors must be placed close at the line end.

5.6 Termination for QCLK_y, QREF_r AC-HCSL Outputs

[Figure](#page-29-4) 18 shows an example termination for the QCLK y, QREF r AC-HCSL outputs. In this example, the transmission line is less than 10cm long and the characteristic transmission line impedance is 50Ω. The R1 (50Ω) and R2 (50Ω) resistors are matched load terminations. For transmission lines longer than 10cm, R1 (50Ω) and R2 (50Ω) should be located close to the driver.

Figure 18. AC-HCSL Output Termination

5.7 AC Termination for QCLK_y, QREF_r AC-HCSL Outputs

[Figure](#page-29-5) 19 shows an example AC termination for the QCLK_y, QREF_r AC-HCSL outputs. In this example, the transmission line is less than 10cm long and the characteristic transmission line impedance is 50Ω. The R1 (50Ω) and R2 (50Ω) resistors are matched load terminations. For transmission lines longer than 10cm, R1 (50Ω) and R2 (50Ω) should be located close to the driver. The receiver input should be re-biased according to its common mode range specifications.

Figure 19. AC-HCSL Output Termination

5.8 Package Exposed Pad Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in [Figure](#page-30-2) 20. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13 mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern.

Note: These recommendations are to be used as a guideline only. For further information, refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/Electrically Enhance Lead-frame Base Package, Amkor Technology.

Figure 20. Assembly for Exposed Pad Thermal Release Path – Side View (Drawing not to Scale)

5.8.1 Case Temperature Considerations

The device supports applications in a natural convection environment that does not have any thermal conductivity through ambient air. The printed circuit board (PCB) is typically in a sealed enclosure without any natural or forced air flow and is kept at or below a specific temperature. The device package design incorporates an exposed pad (ePad) with enhanced thermal parameters which is soldered to the PCB where most of the heat escapes from the bottom exposed pad. For this type of application, it is recommended to use the junction-to-board thermal characterization parameter Ψ_{JB} (Psi-JB) to calculate the junction temperature (T_J) and ensure it does not exceed the maximum allowed operating junction temperature listed in [Absolute Maximum Ratings.](#page-6-1)

The junction-to-board thermal characterization parameter, Ψ_{JB} is calculated using the following equation:

 $T_J = T_{CB} + \Psi_{JB} \times P_{D}$, where:

 T_1 = Junction temperature at steady state condition in ($^{\circ}$ C).

 T_{CB} = Case temperature (Bottom) at steady state condition in (^oC).

JB = Thermal characterization parameter to report the difference between junction temperature and the temperature of the board measured at the top surface of the board.

P_D = Power dissipation (W) in desired operating configuration.

The ePad provides a low thermal resistance path for heat transfer to the PCB and represents the key pathway to transfer heat away from the IC to the PCB. It is critical that the connection of the exposed pad to the PCB is properly constructed to maintain the desired IC case temperature (T_{CB}) . A good connection ensures that temperature at the exposed pad (T_{CB}) and the board temperature (T_B) are relatively the same. An improper connection can lead to increased junction temperature, increased power consumption and decreased electrical performance. In addition, there could be long-term reliability issues and increased failure rate.

5.8.2 Example Calculation for Junction Temperature

The following table is an example calculation for Junction Temperature (T_J): T_J = T_{CB} + Ψ_{JB} x P_D.

1. Standard JEDEC 2S2P multilayer PCB.

2. See [Table](#page-7-3) 7, test case 7.

For the variables above, the junction temperature is $T_J = T_{CB} + Y_{JB} \times P_D = 105\degree C + 1.1\degree C/W \times 2.76W = 108\degree C$. Since this operating junction temperature is below the maximum operating junction temperature of 125°C, there are no long term reliability concerns. In addition, since the junction temperature at which the device was characterized using forced convection is 108.6°C, this device can function without the degradation of the specified AC or DC parameters.

6. Registers

6.1 Register Descriptions

This section contains a list of all addressable registers and a register description, sorted by function, followed for a detailed description of each bit field for each register. Several functional blocks with multiple instances in this device have individual registers controlling their settings, but since the registers have an identical format and bit meaning, they are described only once, but with an additional table to indicate their addresses and default values. All writable register fields will power up with default values as indicated in the factory "Default" column unless altered by values loaded from non-volatile storage during the initialization sequence.

Fixed read-only bits will have defaults as indicated in their specific register descriptions. Read-only status bits will reflect valid status of the conditions they are designed to monitor once the internal power-up reset has been released. Unused registers and bit positions are Reserved. Reserved bit fields will be unaffected by writes and are undefined on reads

Table 33. Configuration Registers

Table 33. Configuration Registers (Cont.)

6.2 Channel and Clock Output Registers

The content of the channel register and clock output registers set the clock divider, output style, amplitude, power down state, enable state and the clock phase delay.

Table 34. Channel and Clock Output Register Bit Field Locations

Table 35. Channel and Clock Output Register Descriptions [1]

1. *x* = A, B, C, D; *y* = A0, A1A2,, B0, B1, C0, C1, D.

6.3 QREF_r Output State Registers

The content of the QREF_r output registers selects the source signal of the QREF_r outputs, set the phase delay, the style, the amplitude, the power state, the enable state and the output bias.

Bit Field Location										
Register Address	D7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀		
0x28: QREF_A0						MUX A0		ΦREF_A0[2:0]		
$0x29$: QREF A1	Reserved	Reserved	Reserved	MUX A1		ΦREF A1[2:0]	Reserved			
0x2A:QREF A 2				MUX A2		ΦREF_A2[2:0]				
$0x38$: QREF_B0	Reserved	Reserved	Reserved	MUX BO	ΦREF_B0[2:0]			Reserved		
0x39: QREF_B1				MUX_B1		ΦREF_B1[2:0]				
0x48: QREF_C0	Reserved	Reserved	Reserved	MUX CO		ΦREF C0[2:0]		Reserved		
0x49: QREF C1				MUX_C1		ΦREF C1[2:0]				
0x58: QREF D	Reserved	Reserved	Reserved	MUX D	ΦREF D[2:0]			Reserved		
$0x2C$: QREF_A0	PD_A0			STYLE A0		A_A0[1:0]	QREFA0 HS TL			
$0x2D$: QREF_A1	PD A1	Reserved	BIAS A1	STYLE_A1		A A1[1:0]	QREFA1 HS TL	Reserved		
$0x2E$: QREF A2	PD A2		BIAS A2	STYLE A2		$A_42[1:0]$	QREFA2 HS TL			
$0x3C$: QREF_B0	PD B0	Reserved	BIAS BO	STYLE_B0	A B0[1:0]		QREFB0 HS TL	Reserved		
0x3D QREF_B1	PD $B1$		BIAS_B1	STYLE_B1		$A_B1[1:0]$	QREFB1 HS TL			
$0x4C$: QREF_C0	PD_C0	Reserved	BIAS_C0	STYLE CO	A_C0[1:0]		QREFC0_H STL	Reserved		
$0x4D$: QREF_C1	PD_C1		BIAS C1	STYLE C1		$A_C 7[1:0]$	QREFC1 H STL			
0x5C: QREF D	PD D	Reserved	BIAS D	STYLE D	A $D[1:0]$		QREFD_HS TL	Reserved		
0x76	EN QREF A ₀	EN QREF A ₁	EN QREF A ₂	EN_QREF_B 0	EN QREF B1	EN QREF C ₀	EN QREF C ₁	EN_QREF_ D		

Table 36. QREF_r Output State Register Bit Field Locations [1]

1. r = A0, A1A2,, B0, B1, C0, C1, D.

Table 37. QREF_r Output State Register Descriptions [1]

1. r = A0, A1, A2, B0, B1, C0, C1, D. x = A, B, C, D.

2. For AC coupling applications (BIAS_TYPE = 1) after setting BIAS_TYPE to 1, set the PD_S bit to 1 and then set it to 0; this will set QREF_r and nQREF_r to the LVDS crosspoint level (VOS). If SYSREF generation is started and halted, then repeat the process of setting the PD_S bit to 1 and then setting it to 0; this will set QREF_r and nQREF_r to the LVDS crosspoint level (VOS).

6.4 SYSREF, DCB, and Phase Alignment Control Registers

Table 38. SYSREF, DCB and Phase Alignment Control Register Bit Field Locations

Table 39. SYSREF, DCB, and Phase Alignment Control Register Descriptions

1. For AC coupling applications (BIAS_TYPE = 1) after setting BIAS_TYPE to 1, set the PD_S bit to 1 and then set it to 0; this will set QREF_r and nQREF_r to the LVDS crosspoint level (VOS). If SYSREF generation is started and halted, then repeat the process of setting the PD_S bit to 1 and then setting it to 0; this will set QREF_r and nQREF_r to the LVDS crosspoint level (VOS).

6.5 General Control Registers

Table 40. General Control Register Bit Field Locations

Table 41. General Control Register Descriptions

7. Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website. The package information is the most current data available and is subject to change without revision of this document.

8. Marking Diagram

- Line 1 indicates the manufacturer.
- Line 2 indicates the part number.
- Line 3 indicates the following:
	- "Y" is the last digit of the year; "WW" is the work week number when the part was assembled.
	- "\$" denotes the mark code.
	- "***" denotes the last three characters of the assembly lot number.

9. Ordering Information

10. Glossary

11. Revision History

RENESAS

Package Outline Drawing

Package Code: NLG64P5 64-VFQFPN 9.0 x 9.0 x 0.9 mm Body, 0.50mm Pitch PSC-4147-05, Revision: 06, Date Created: Aug 07, 2023

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www[.r](https://www.renesas.com)enesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com[/](https://www.renesas.com/contact-us)contact-us/.