

Product Introduction

Concept

The RH850/F1x microcontroller focus on low power and low cost for the body application.

The device is a high-end microcontroller with a 32-bit RH850G3M core for car body control. The features of this device are the low power consumption, the high processing power and the variable peripheral function.

In particular, Low power consumption is achieved by supporting wide stand-by control and the power supply insulation using the port polling, stand-by control of AD conversion and LIN communication which considered body control application.

This device supports the security and safety function. And the local area network has been strengthened by upgrading each module of CAN, LIN master/slave.

Function overview

Refer to *the RH850/F1H PREMIUM 100 pin Version User's manual: Hardware*.

Block diagram

Refer to *the RH850/F1H PREMIUM 100 pin Version User's manual: Hardware*.

Pin map




Figure 1.1 Pin Connection Diagram (100 pin QLFP)

Product Lineup

| Pin Count | Memory | | | | | | Product Name | | Line Name |
|-----------|------------|----------------|----------------|---------------|------------|----------------------|------------------------------------|------------------------------------|-----------|
| | Code Flash | CPU1 (Core #1) | CPU2 (Core #2) | Global Memory | | | Operating Temperature(Ta) | | |
| | | Local RAM | Local RAM | Data Flash | Global RAM | Retention RAM (RRAM) | -40°C to +105°C ^{Caution} | -40°C to +125°C ^{Caution} | |
| 100 pin | 3 MB | 256 KB | 128 KB | 64 KB | 64 KB | 64 KB | R7F7015303AFP | Not provided | PREMIUM |
| | 4 MB | 256 KB | 128 KB | 64 KB | 64 KB | 64 KB | R7F7015313AFP | Not provided | |

Caution: It must be ensured that the junction temperature in the Ta range remains below Tj (**Section 1.2.4, Temperature Condition**) and does not exceed its limit under application conditions (thermal resistance, power supply current, peripheral current (if not included in power supply current), port output current and injection current).

Section 1 Electrical Specifications (Preliminary)

1.1 Overview

The electrical spec of this device is guaranteed by the following operational condition. But, this condition is different depends on each characteristics, so refer to each chapter for more detail.

1.1.1 Pin Groups

1.1.1.1 100 pin

| Symbol | Pin Group Supplied by | Related Pins/Ports |
|--------|-----------------------|---|
| Pg R | REGVCC, AWOVSS | X1, X2 |
| Pg E | EVCC, EVSS | Related ports: JP0, P0, P8, P9, P10, P11, P20 Related pins: RESET, FLMD0 |
| Pg A0 | A0VREF, A0VSS | Related port: AP0 |

1.1.2 General Measurement Conditions

1.1.2.1 Common Conditions

Power supply

- REGVCC = EVCC = VPOC*¹ to 5.5 V
- A0VREF = 3.0 V to 5.5 V
- AWOVSS = ISOVSS = EVSS = A0VSS = 0 V

Capacitance on internal regulator

- CAWOVCL: 0.1 μ F +/- 30%
- CISOVCL: 0.1 μ F +/- 30% per pin
- Operating temperature
Ta:
–40 to 105 °C
Tj:
–40 to 130°C


Load conditions

- CL = 30 pF


Note 1. “VPOC” means POC (power on clear) detection voltage. For more detail, refer to **Section 1.8.2, Voltage Detector (POC, LVI, VLVI, CVM) Characteristics**.

1.1.2.2 AC Characteristic Measurement Condition


AC test input measurement points



AC test output measurement points



Load conditions



CAUTION

If the load capacitance exceeds 30 pF due to the circuit configuration, it is recommended to insert a buffer in order to reduce capacitance till less than 30 pF.

1.2 Absolute Maximum Ratings

CAUTIONS

1. Do not directly connect the output (or input/output) pins to each other, power supply and ground.
2. Even momentarily exceeding the absolute maximum rating for just one item creates a threat of failure in the reliability of the products. That is, the absolute maximum ratings are the levels that raise a threat of physical damage to the products. Be sure to use the products only under conditions that do not exceed the ratings. The quality and normal operation of the product are guaranteed under the standards and conditions given as DC and AC characteristics.
3. When designing an external circuit ensure that the connections do not conflict with the port state of this device.

1.2.1 Supply Voltages


| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|------------------------------|--------|-----------|------|------|------|------|
| System supply voltage | REGVCC | | -0.5 | | 6.5 | V |
| | AWOVSS | | -0.5 | | 0.5 | V |
| | ISOVSS | | -0.5 | | 0.5 | V |
| Port supply voltage | EVCC | | -0.5 | | 6.5 | V |
| | EVSS | | -0.5 | | 0.5 | V |
| A/D-converter supply voltage | A0VREF | | -0.5 | | 6.5 | V |
| | A0VSS | | -0.5 | | 0.5 | V |

1.2.2 Port Voltages

| Item | Pin Group*1 | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|---------------|-------------|--------|-----------|------|------|---------------------------------------|------|
| Input voltage | PgR | VI | | -0.5 | | REGVCC + 0.5 (Do not exceed 6.5 V) | V |
| | PgE | | | -0.5 | | EVCC + 0.5 (Do not exceed 6.5 V) | V |
| | PgA0 | | | -0.5 | | A0VREF + 0.5 (Do not exceed 6.5 V) | V |

Note 1. The characteristics of the alternative-function pins are the same as those of the port pins unless otherwise specified.

1.2.3 Port Current



1.2.3.1 100 pin

Table 1.1 Port Current (100 pin)

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit | |
|---------------------------|--------|-----------|--|------|------|------|----|
| High level output current | IOH | PgE | Per pin | | | -10 | mA |
| | | | Per side (total of P9_0, P9_1) | | | -48 | mA |
| | | | Per side (total of P20_4, P20_5) | | | -48 | mA |
| | | | Per side (total of P0_0 to P0_3) | | | -40 | mA |
| | | | Per side (total of JP0_3 to JP0_5, P0_4 to P0_6, P0_11 to P0_14, P8_2, P8_10 to P8_12) | | | -48 | mA |
| | | | Per side (total of JP0_0 to JP0_2) | | | -48 | mA |
| | | | Per side (total of P0_7 to P0_10, P8_0, P8_1, P8_3 to P8_7) | | | -48 | mA |
| | | | Per side (total of P8_8, P8_9) | | | -48 | mA |
| | | | Per side (total of P10_6 to P10_14, P11_1 to P11_6) | | | -48 | mA |
| | | | Per side (total of P10_0 to P10_2) | | | -30 | mA |
| | | | Per side (total of P10_3 to P10_5) | | | -30 | mA |
| | | | Per side (total of P10_15, P11_0) | | | -48 | mA |
| | | | Total (EVCC) | | | -60 | mA |
| High level output current | IOH | PgA0 | Per pin | | | -10 | mA |
| | | | Total (A0VREF) | | | -48 | mA |
| Low level output current | IOL | PgE | Per pin | | | 10 | mA |
| | | | Per side (total of P9_0, P9_1) | | | 48 | mA |
| | | | Per side (total of P20_4, P20_5) | | | 48 | mA |
| | | | Per side (total of P0_0 to P0_6, P0_11 to P0_14) | | | 48 | mA |
| | | | Per side (total of JP0_0 to JP0_5) | | | 48 | mA |
| | | | Per side (total of P8_0, P8_1, P8_3 to P8_7) | | | 48 | mA |
| | | | Per side (total of P8_8, P8_9) | | | 48 | mA |
| | | | Per side (total of P10_6 to P10_14, P11_1 to P11_2) | | | 48 | mA |
| | | | Per side (total of P11_3 to P11_6) | | | 48 | mA |
| | | | Per side (total of P10_0 to P10_2) | | | 30 | mA |
| | | | Per side (total of P10_3 to P10_5) | | | 30 | mA |
| | | | Per side (total of P10_15, P11_0) | | | 48 | mA |
| | | | Total (EVCC) | | | 60 | mA |
| Low level output current | IOL | PgA0 | Per pin | | | 10 | mA |
| | | | Total (A0VREF) | | | 48 | mA |

1.2.4 Temperature Condition

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|----------------------|--------|-----------|------|------|------|------|
| Storage temperature | Tstg | | -55 | | 170 | °C |
| Junction temperature | Tj | | -40 | | 130 | °C |

1.3 Capacitance

Condition: REGVCC = EVCC = A0VREF = AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, Ta = 25°C

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|--------------------------|-------------------|------------------------------|------|------|------|------|
| Input capacitance | CI* ¹ | f = 1 MHz | | | 10 | pF |
| Input/Output capacitance | CIO* ² | 0 V for non measurement pins | | | 10 | pF |

Note 1. CI: Capacitance between the input pin and ground

Note 2. CIO: Capacitance between the input/output pin and ground

1.4 Operational Condition

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|----------------------------|-----------------------------|--|--------------------|------|-------------------|------|
| CPU clock frequency | f _{CPUCLK} | for CPU1 PLL mode (Fixed frequency mode) for CPU2 SSCG mode (Dithered frequency mode) | | | 120 | MHz |
| Peripheral clock frequency | f _{CKSCLK_AWDTA} | for WDTA0 | | | 240* ² | kHz |
| | f _{CKSCLK_ATAUJ} | for TAUJ0 | | | 40 | MHz |
| | f _{CKSCLK_AADCA} | for ADCA0 | | | 40 | MHz |
| | f _{CKSCLK_IPERI1} | for TAUD0 for TAUJ1 | | | 80 | MHz |
| | f _{CKSCLK_IPERI2} | for TAUB0 for PWM-diag | | | 60 | MHz |
| | f _{CKSCLK_ILIN} | for RLIN2n for RLIN3n | | | 60 | MHz |
| | f _{CKSCLK_ICAN} | for RS-CANn (pclk) | | | 80 | MHz |
| | f _{CKSCLK_ICANOSC} | for RS-CANn (clk_xincan) | | | 24 | MHz |
| | f _{CKSCLK_ICSI} | for CSIG0 for CSIHn | | | 80 | MHz |
| | f _{RL} | for WDTA1 for WDTA2 | | | 240* ² | kHz |
| | f _{CPUCLK2} | for OSTMn | | | 60 | MHz |
| | f _{PPLLCLK} | | | | 80 | MHz |
| | f _{CPUCLK4} | for RIIC | | | 30 | MHz |
| f _{EMCLK} | for LPS | | | 8 | MHz | |
| Power supply range | REGVCC | REGVCC = EVCC | VPOC* ³ | | 5.5 | V |
| | EVCC | | | | | |
| | A0VREF | | 3.0 | | 5.5 | V |

Note 1. For clock specification of peripherals, refer to *Section 11, Clock Controller*, in the *RH850/F1H PREMIUM 100 pin Version User's Manual: Hardware*.

Note 2. This frequency depends on the internal oscillator (LS IntOSC).

Note 3. "VPOC" means POC (power on clear) detection voltage (typ. 2.95 V@at power-on, typ. 2.9 V@after (except) power-on). For detail, refer to **Section 1.8.2, Voltage Detector (POC, LVI, VLVI, CVM) Characteristics**. In addition, the guaranteed operation in DC characteristic. And AC characteristic is guaranteed when more than 3.0 V. When the power supply voltage is VPOC to 3.0 V, the device does not malfunction.

1.5 Oscillator Characteristics

Condition: REGVCC = EVCC = VPOC to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AVOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μ F +/- 30 %, CISOVCL: 0.1 μ F +/- 30 %,
 Ta = -40 to 105 °C

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|--|---------------|--|---------------------------------------|---------------------------------|------------|------|
| MainOSC frequency | f_{MOSC} | Crystal/Ceramic | 8 | | 24 | MHz |
| MainOSC Current consumption | I_{MOSC} | Crystal/Ceramic After stabilization | | 1.9^{*2} | 2.3^{*2} | mA |
| MainOSC oscillation start point | V_{MOSCSP} | Crystal/Ceramic | VPOC | | | V |
| MainOSC oscillation operating point | V_{MOSCOP} | Crystal/Ceramic | | $0.5 \times \text{REGVCC}^{*2}$ | | V |
| MainOSC oscillation amplitude | $V_{MOSCAMP}$ | Crystal/Ceramic | $0.4 \times \text{REGVCC} - 0.2^{*2}$ | | | V |
| MainOSC oscillation stabilization time | t_{MSTB} | Crystal/Ceramic | | $*1$ | | ms |

Note 1. Oscillator stabilization time is time until being set ("1") in MOSCS.MOSCLKACT bit after MOSCE.MOSCENTRG bit is written "1", and depends on the setting value of MOSCST register and EMCLK (8 MHz/240 kHz). Please decide appropriate oscillation stabilization time by matching test with resonator and oscillation circuit.


Note 2. This is reference value.

CAUTION


The oscillation stabilization time differs according the matching with the external resonator circuit. It is recommended to determine the oscillation stabilization time by an oscillator matching test.

NOTE

Recommended oscillator circuit is shown below.



MainOSC



1.6 Internal Oscillator Characteristics

Condition: REGVCC = EVCC = VPOC to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μ F +/-30 %, CISOVCL: 0.1 μ F +/-30 %,
 Ta = -40 to 105 °C, CL = 30 pF

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|--|-------------|---------------------|-------|------|------------------|---------|
| LS IntOSC frequency | f_{RL} | | 220.8 | 240 | 259.2 | kHz |
| HS IntOSC frequency | f_{RH} | | 7.36 | 8 | 8.64 | MHz |
| | | Ta = 25°C | 7.6 | 8 | 8.4 | MHz |
| HS IntOSC Current consumption | I_{RH} | After stabilization | | | 25* ¹ | μ A |
| HS IntOSC oscillation stabilization time | t_{RHSTB} | | | | 54.4 | μ s |

Note 1. This is reference value.

1.7 PLL Characteristics

1.7.1 PLL0 (for CPU) Characteristics

Condition: REGVCC = EVCC = VPOC to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μ F +/- 30 %,
 CISOVCL: 0.1 μ F +/- 30 %, Ta = -40 to 105 °C, CL = 30 pF

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit | |
|-----------------------------|-----------------------|-----------|---------------------------------|-------|-------|-------|----|
| Input frequency | f _{SSCGICLK} | | 8 | | 24 | MHz | |
| Output frequency | f _{SSCGP} | PLL mode | 25 | | 120 | MHz | |
| | f _{SSCGS} | SSCG mode | 25 | | 120 | MHz | |
| Modulation frequency | f _{MOD} | | 20 | | 100 | kHz | |
| Frequency dithering range*4 | f _{DIT} | | ±0.82 | ±1.0 | ±1.18 | % | |
| | | | ±1.64 | ±2.0 | ±2.36 | % | |
| | | | ±2.46 | ±3.0 | ±3.54 | % | |
| | | | ±3.28 | ±4.0 | ±4.72 | % | |
| | | | ±4.1 | ±5.0 | ±5.9 | % | |
| Output period jitter*1 | t _{CPJS} | pr = 4*2 | -150 | | 150 | ps | |
| | | pr = 8*2 | -200 | | 200 | ps | |
| | | pr = 16*2 | -300 | | 300 | ps | |
| Lock time*3 | t _{LCKSP} | PLL mode | PLL0ST = 0000 0AA0 _H | 314.9 | 340 | 369.6 | μs |
| | t _{LCKS} | SSCG mode | PLL0ST = 0000 1B80 _H | 814.9 | 880 | 956.6 | μs |

Note 1. This is reference value.

Note 2. The following parameters are set by PLL0C register.
 - pr: PLL0C.PLL0P2-0 bits

Note 3. Lock time is time until being set ("1") in PLL0S.PLL0CLKACT bit after PLL0E.PLL0ENTRG bit is written "1".

Note 4. "Frequency dithering range" is set by PLL0ADJ[2:0] bits of PLL0C registers.

1.7.2 PLL1 (for Peripheral) Characteristics

Condition: REGVCC = EVCC = VPOC to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μ F +/- 30 %,
 CISOVCL: 0.1 μ F +/- 30 %, Ta = -40 to 105 °C, CL = 30 pF

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit | |
|------------------------|---------------------|-------------------|--|-------|-------|---------|----|
| Input frequency | f_{PLLICK} | | 8 | | 24 | MHz | |
| Output frequency | f_{PLL} | | 25 | | 80 | MHz | |
| Output period jitter*1 | t_{CPJP} | PLL1C.OUTBSEL = 0 | par = 4*2 | | | 150 | ps |
| | | | par = 6*2 [($f_{\text{PLLICK}} / \text{mr} \times \text{nr}$) = 480 MHz] | -150 | | 150 | ps |
| | | | par = 6*2 [($f_{\text{PLLICK}} / \text{mr} \times \text{nr}$) < 480 MHz] | -200 | | 200 | ps |
| | | | par = 8*2 | -250 | | 250 | ps |
| | | | par = 16*2 | -300 | | 300 | ps |
| | | PLL1C.OUTBSEL = 1 | ($f_{\text{PLLICK}} / \text{mr} \times \text{nr}$) = 480 MHz | -150 | | 150 | ps |
| | | | ($f_{\text{PLLICK}} / \text{mr} \times \text{nr}$) < 480 MHz | -200 | | 200 | ps |
| Long term jitter*1 | t_{LTJ} | term = 1 μ s | -500 | | 500 | ps | |
| | | term = 10 μ s | -1 | | 1 | ns | |
| | | term = 20 μ s | -2 | | 2 | ns | |
| Lock time*3 | t_{LOCKP} | | 104.0 | 112.3 | 122.1 | μ s | |

Note 1. This is reference value.

Note 2. The following parameters are set by PLL1C register.

- par: PLL1C.PA2-0 bits
- mr: PLL1C.M1-0 bits
- nr: PLL1C.N5-0 bits

Note 3. Lock time is time until being set ("1") in PLL1S.PLL1CLKACT bit after PLL1E.PLL1ENTRG bit is written "1".

1.8 Power Management Characteristics

1.8.1 Regulator Characteristics

Condition: REGVCC = EVCC = VPOC to 5.5 V, A0VREF = 3.0 V to 5.5 V,
AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, Ta = -40 to 105 °C, CL = 30 pF

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|---|------------------|------------------------|--------------------|------|--------------------|------|
| Input voltage | REGVCC | | VPOC* ¹ | | 5.5 | V |
| Normal operation voltage | V _{OP} | AWOVCL pin, ISOVCL pin | 1.10 | 1.25 | 1.35 | V |
| Limited operation voltage | V _{LOP} | AWOVCL pin, ISOVCL pin | 1.35 | | 1.43* ³ | V |
| Regulator output voltage | V _{RO} | AWOVCL pin, ISOVCL pin | 1.15 | 1.25 | 1.35 | V |
| Capacitance | CAWOVCL | AWOVCL pin | 0.07 | 0.1 | 0.13 | μF |
| | CISOVCL | ISOVCL pin | 0.07 | 0.1 | 0.13 | μF |
| Equivalent series resistance for load capacitance | RVRAWO | for CAWOVCL | | | 40* ² | mΩ |
| | RVRISO | for CISOVCL | | | 40* ² | mΩ |
| Inrush current during power-on | | | | | 200* ² | mA |

Note 1. "VPOC" means POC (power on clear) detection voltage (typ. 2.95 V@at power-on, typ. 2.9 V@after (except) power-on).

For detail, refer to **Section 1.8.2, Voltage Detector (POC, LVI, VLVI, CVM) Characteristics.**

Note 2. This is reference value.

Note 3. Reliability restrictions from 1.35 V to 1.43 V.

1.8.2 Voltage Detector (POC, LVI, VLVI, CVM) Characteristics

Condition: REGVCC = EVCC = VPOC to 5.5 V, A0VREF = 3.0 V to 5.5 V,
AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μ F +/-30 %, CISOVCL: 0.1 μ F +/-30 %, $T_a = -40$ to 105 °C, CL = 30 pF

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit | |
|------------------------------------|-----------------------------|-----------|---|------|---------|---------|---------|
| Detection voltage (REGVCC) | VPOC | POC | At power-on (Rise) | 2.8 | 2.95 | 3.1 | V |
| | | | After power-on (Fall) | 2.8 | 2.9 | 3.0 | V |
| | VLVI0 | LVI | Rise | 3.87 | 4.0 | 4.13 | V |
| | | | Fall | 3.9 | 4.0 | 4.1 | V |
| | VLVI1 | | Rise | 3.57 | 3.7 | 3.83 | V |
| | | | Fall | 3.6 | 3.7 | 3.8 | V |
| | VLVI2 | | Rise | 3.37 | 3.5 | 3.63 | V |
| | | | Fall | 3.4 | 3.5 | 3.6 | V |
| VVLVI | VLVI | | 1.8 | 1.9 | 2.0 | V | |
| Detection voltage (AWOVCL, ISOVCL) | VCMH | CVM | High voltage | 1.40 | 1.50 | 1.60 | V |
| | VCVML ^{*8} | | Low voltage | 1.1 | 1.15 | 1.20 | V |
| Response time | t_{D_POC1} ^{*6} | POC | At power-on (Rise) | *1 | 2 | ms | |
| | | | | *2 | 6.3 | ms | |
| | | | After power-on (Rise) | *3 | 2 | ms | |
| | | | | *4 | 5 | ms | |
| | t_{D_POC2} ^{*7} | | After power-on (Fall) | *5 | 5 | μ s | |
| | t_{D_LVI} | LVI | | | 2 | ms | |
| | t_{D_VLVI} | VLVI | | *3 | 2 | ms | |
| | | | | *4 | 5 | ms | |
| t_{D_CVM} | CVM | | 0.2 | 10 | μ s | | |
| Setup time | t_{S_LVI} | LVI | LVICNT0,1 bits are set to 1 (except 00 _B), then LVI is ready to operate | | | 80 | μ s |
| REGVCC minimum width | t_{W_POC} | POC | | | | 0.2 | ms |
| | t_{W_LVI} | LVI | | | | 0.2 | ms |
| | t_{W_VLVI} | VLVI | | | | 0.2 | ms |

Note 1. Voltage slope (t_{VS}): 0.02 V/ms $\leq t_{VS} \leq$ 0.5 V/ms

Note 2. Voltage slope (t_{VS}): 0.5 V/ms < $t_{VS} \leq$ 500 V/ms

Note 3. Voltage slope (t_{VS}): 0.02 V/ms $\leq t_{VS} \leq$ 20 V/ms

Note 4. Voltage slope (t_{VS}): 20 V/ms < $t_{VS} \leq$ 500 V/ms

Note 5. Voltage slope (t_{VS}): 0.02 V/ms $\leq t_{VS} \leq$ 500 V/ms


Note 6. t_{D_POC1} is the time from detection voltage to release of reset signal.

Note 7. t_{D_POC2} is the time from detection voltage to occurrence of reset signal.


Note 8. The CVM monitors the internal voltage regulator output to ensure that AWOVCL/ISOVCL is upper than specified minimum level.

Caution: A detection of the voltage AWOVCL or ISOVCL outside the specified level of VCMH and VCML is not ensured by CVM.


<POC>




<LVI>



<VLVI>



<CVM>




1.8.3 Power Up/Down Timing

Condition: REGVCC = EVCC = VPOC to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μ F +/- 30 %,
 CISOVCL: 0.1 μ F +/- 30 %, Ta = -40 to 105 $^{\circ}$ C, CL = 30 pF

Table 1.2 In case the RESET pin is used (except Serial programming mode)

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|--|------------|---|---------------------|------|------------------------|---------|
| Voltage slope (REGVCC and IOVCC*1) | t_{VS} | | 0.02 (= 50 ms/V) | | 500 (= 2 μ s/V) | V/ms |
| REGVCC \uparrow and IOVCC*1 \uparrow to RESET \uparrow delay time | t_{DPOR} | Voltage slope (t_{VS}): 0.02 V/ms $\leq t_{VS} \leq$ 0.5 V/ms | 2 | | | ms |
| | | Voltage slope (t_{VS}): 0.5 V/ms $< t_{VS} \leq$ 500 V/ms | 6.3 | | | ms |
| FLMD0 hold time (vs RESET \uparrow) | t_{HMDR} | | 1 | | | ms |
| FLMD0 setup time (vs RESET \downarrow) | t_{SMDF} | | 0*2 | | | μ s |
| RESET \downarrow to REGVCC \downarrow and IOVCC*1 \downarrow delay time | t_{DRPD} | | 0 | | | ms |



Note 1. IOVCC means EVCC and A0VREF.


Note 2. When the RESET and FLMD0 pin input low level at same time ($t_{SMDF} = 0\mu$ s) in the device entries on-chip debug mode and operates self-programming, following pins have a possibility to unstable level output for less than 23ns.

P10_0, P0_0, P10_5, P8_1

So, when the device was used in the device entries on-chip debug mode and operates self-programming, please input low level in FLMD0 before RESET pin input.

Table 1.3 In case the $\overline{\text{RESET}}$ pin is used (for Serial programming mode)

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|---|-------------|---|---------------------|------|------------------------|------|
| Voltage slope (REGVCC and IOVCC* ¹) | t_{VS} | | 0.02 (= 50 ms/V) | | 500 (= 2 μ s/V) | V/ms |
| REGVCC \uparrow and IOVCC* ¹ \uparrow to $\overline{\text{RESET}}$ \uparrow delay time | t_{DPOR} | Voltage slope (t_{VS}): $0.02 \text{ V/ms} \leq t_{VS} \leq 0.5 \text{ V/ms}$ | 2 | | | ms |
| | | Voltage slope (t_{VS}): $0.5 \text{ V/ms} < t_{VS} \leq 500 \text{ V/ms}$ | 6.3 | | | ms |
| FLMD0 setup time (vs $\overline{\text{RESET}}$ \uparrow) | t_{SMD0R} | | 1 | | | ms |
| $\overline{\text{RESET}}$ \downarrow to REGVCC \downarrow and IOVCC* ¹ \downarrow delay time | t_{DRPD} | | 0 | | | ms |



Note 1. IOVCC means EVCC and A0VREF.

Table 1.4 Boundary scan mode in case of using $\overline{\text{RESET}}$ pin

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|--|--------------|---|---------------------|------|-------------------------------|------|
| Voltage slope (REGVCC and IOVCC*1) | t_{VS} | | 0.02 (= 50 ms/V) | | 500 (= 2 $\mu\text{s/V}$) | V/ms |
| REGVCC \uparrow and IOVCC \uparrow to $\overline{\text{RESET}}$ \uparrow delay time | t_{DPOR} | Voltage slope (t_{VS}): $0.02 \text{ V/ms} \leq t_{VS} \leq 0.5 \text{ V/ms}$ | 2 | | | ms |
| | | Voltage slope (t_{VS}): $0.5 \text{ V/ms} < t_{VS} \leq 500 \text{ V/ms}$ | 6.3 | | | ms |
| FLMD0, FLMD1, MODE0, MODE1 setup time (vs $\overline{\text{RESET}}$ \uparrow) | t_{SMD0R} | | 1 | | | ms |
| $\overline{\text{RESET}}$ \downarrow to REGCC \downarrow and IOVCC \downarrow delay time | t_{DRPD} | | 0 | | | ms |
| $\overline{\text{DCUTRST}}$ input delay time (vs $\overline{\text{RESET}}$ \uparrow) | t_{DRTRST} | | 1 | | | ms |
| $\overline{\text{RESET}}$ hold time (vs $\overline{\text{DCUTRST}}$ \downarrow) | t_{HRTRST} | | 0 | | | ms |

Note 1. IOVCC means EVCC and A0VREF.





Table 1.5 In case the RESET pin is not used and fixed to high level by pull-up*1

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|---|-------------|---|---------------------|------|------------------------|---------|
| Voltage slope (REGVCC and IOVCC*2) | t_{VS} | | 0.02 (= 50 ms/V) | | 500 (= 2 μ s/V) | V/ms |
| REGVCC \uparrow and IOVCC*2 \uparrow to FLMD0 hold time | t_{HPOMD} | Voltage slope (t_{VS}): $0.02 \text{ V/ms} \leq t_{VS} \leq 0.5 \text{ V/ms}$ | 2 | | | ms |
| | | Voltage slope (t_{VS}): $0.5 \text{ V/ms} < t_{VS} \leq 500 \text{ V/ms}$ | 6.3 | | | ms |
| FLMD0 \downarrow to REGVCC \downarrow and IOVCC*2 \downarrow delay time | t_{DMDPD} | | 1 | | | μ s |

Note 1. This operating condition is available only in normal operation mode (include self-programming mode).
When the device is used in except single chip mode, please use the RESET pin.

Note 2. IOVCC means EVCC and A0VREF.



1.8.4 CPU Reset Release Timing

Condition: REGVCC = EVCC = VPOC to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1μF +/- 30 %, CISOVCL: 0.1μF +/-30 %, Ta = -40 to 105 °C, CL = 30 pF

Table 1.6 In case the $\overline{\text{RESET}}$ pin is not used

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|---------------------------------|--------------------|---|------|------|------|------|
| REGVCC ↑ to CPU reset release*1 | t_{DPCRR} | Voltage slope (t_{VS}): $0.02 \text{ V/ms} \leq t_{\text{VS}} \leq 0.5 \text{ V/ms}$ | | | 2.58 | ms |
| | | Voltage slope (t_{VS}): $0.5 \text{ V/ms} < t_{\text{VS}} \leq 500 \text{ V/ms}$ | | | 8.38 | ms |

Note 1. This is reference value.





Table 1.7 In case the $\overline{\text{RESET}}$ pin is used

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|--|--------------------|-----------|------|------|------|------|
| $\overline{\text{RESET}}$ ↑ to CPU reset release*1 | t_{DRCRR} | | | | 14*2 | μs |

Note 1. This is reference value.

Note 2. At least t_{DPCRR} time is necessary reaching from VPOC (max) even if power up sequence is kept shown on **Section 1.8.3, Power Up/Down Timing.**



1.9 Pin Characteristics

Condition: Some of the conditions mentioned in this chapter can be selected by software and described in the hardware user's manual.

(1/2)

| Pin Name | Port Input Buffer Function | | | | | | Port Output Drive Strength Mode | Other Port Function | |
|----------|----------------------------|----------------|-------|-------|-----|--------|---------------------------------|---------------------|----------------|
| | CMOS | SHMT1 | SHMT2 | SHMT4 | TTL | Analog | | Pull-up | Pull-down |
| RESET | — | — | √ | — | — | — | — | — | — ⁴ |
| FLMD0 | — | √ | — | — | — | — | — | √ | √ |
| JP0_0 | — | — | — | √ | √ | — | Slow | √ | √ |
| JP0_1 | — | — | — | √ | — | — | Slow/Fast | √ | √ |
| JP0_2 | — | — | — | √ | √ | — | Slow | √ | √ |
| JP0_3 | — | — | — | √ | √ | — | Slow | √ | √ |
| JP0_4 | — | — | — | √ | √ | — | Slow | √ | √ |
| JP0_5 | — | — | — | √ | — | — | Slow/Fast | √ | √ |
| P0_0 | — | √ | — | √ | — | — | Slow | √ | √ |
| P0_1 | — | √ | — | √ | — | — | Slow | √ | √ |
| P0_2 | — | √ | — | √ | — | — | Slow/Fast ² | √ | √ |
| P0_3 | — | √ | — | √ | — | — | Slow/Fast ² | √ | √ |
| P0_4 | — | √ | — | √ | — | — | Slow | √ | √ |
| P0_5 | — | √ | — | √ | — | — | Slow/Fast ³ | √ | √ |
| P0_6 | — | √ ¹ | — | √ | — | — | Slow/Fast ³ | √ | √ |
| P0_7 | — | √ | — | √ | — | — | Slow/Fast | √ | √ |
| P0_8 | — | — | — | √ | — | — | Slow | √ | √ |
| P0_9 | — | √ | — | √ | — | — | Slow | √ | √ |
| P0_10 | — | — | — | √ | — | — | Slow | √ | √ |
| P0_11 | — | √ | — | √ | — | — | Slow | √ | √ |
| P0_12 | — | √ | — | √ | — | — | Slow | √ | √ |
| P0_13 | — | √ | — | √ | — | — | Slow/Fast | √ | — |
| P0_14 | — | — | — | √ | — | — | Slow/Fast | √ | — |
| P8_0 | — | — | — | √ | — | — | Slow | √ | √ |
| P8_1 | — | — | — | √ | — | — | Slow | √ | √ |
| P8_2 | — | — | — | √ | — | — | Slow | √ | √ |
| P8_3 | — | — | — | √ | — | — | Slow | √ | √ |
| P8_4 | — | — | — | √ | — | — | Slow | √ | √ |
| P8_5 | — | — | — | √ | — | — | Slow | √ | √ |
| P8_6 | — | — | — | √ | — | — | Slow | √ | √ |
| P8_7 | — | — | — | √ | — | — | Slow | √ | — |
| P8_8 | — | — | — | √ | — | — | Slow | √ | — |
| P8_9 | — | — | — | √ | — | — | Slow | √ | — |
| P8_10 | — | — | — | √ | — | — | Slow | √ | — |
| P8_11 | — | — | — | √ | — | — | Slow | √ | — |
| P8_12 | — | — | — | √ | — | — | Slow | √ | — |
| P20_4 | — | √ | — | √ | — | — | Slow | √ | — |
| P20_5 | — | — | — | √ | — | — | Slow | √ | — |
| P9_0 | — | — | — | √ | — | — | Slow | √ | — |
| P9_1 | — | — | — | √ | — | — | Slow | √ | — |
| P10_0 | — | √ | — | √ | √ | — | Slow/Fast | √ | √ |
| P10_1 | — | — | — | √ | √ | — | Slow/Fast ³ | √ | √ |
| P10_2 | — | √ | — | √ | √ | — | Slow/Fast ³ | √ | √ |
| P10_3 | — | √ | — | √ | — | — | Slow/Fast | √ | √ |
| P10_4 | — | √ | — | √ | √ | — | Slow/Fast | √ | √ |
| P10_5 | — | — | — | √ | √ | — | Slow/Fast | √ | √ |

(2/2)

| Pin Name | Port Input Buffer Function | | | | | | Port Output Drive Strength Mode | Other Port Function | |
|----------|----------------------------|-------|-------|-------|-----|--------|---------------------------------|---------------------|----------------|
| | CMOS | SHMT1 | SHMT2 | SHMT4 | TTL | Analog | | Pull-up | Pull-down |
| P10_6 | — | √ | — | √ | — | — | Slow/Fast | √ | √ |
| P10_7 | — | — | — | √ | — | — | Slow/Fast | √ | √ |
| P10_8 | — | — | — | √ | — | — | Slow/Fast | √ | √ |
| P10_9 | — | √ | — | √ | — | — | Slow/Fast | √ | √ |
| P10_10 | — | √ | — | √ | — | — | Slow/Fast | √ | √ |
| P10_11 | — | √ | — | √ | — | — | Slow/Fast | √ | √ |
| P10_12 | — | √ | — | √ | — | — | Slow/Fast | √ | √ |
| P10_13 | — | √ | — | √ | — | — | Slow/Fast | √ | √ |
| P10_14 | — | √ | — | √ | — | — | Slow/Fast | √ | √ |
| P10_15 | — | √ | — | √ | — | — | Slow/Fast | √ | √ |
| P11_0 | — | — | — | √ | — | — | Slow/Fast | √ | √ |
| P11_1 | — | √ | — | √ | — | — | Slow/Fast | √ | √ |
| P11_2 | — | — | — | √ | — | — | Slow/Fast ³ | √ | √ |
| P11_3 | — | √ | — | √ | — | — | Slow/Fast ³ | √ | √ |
| P11_4 | — | — | — | √ | — | — | Slow/Fast | √ | √ |
| P11_5 | — | √ | — | √ | — | — | Slow/Fast | √ | — |
| P11_6 | — | √ | — | √ | — | — | Slow/Fast ³ | √ | — |
| AP0_1 | √ | — | — | — | — | ADC | Slow | — | √ ¹ |
| AP0_2 | √ | — | — | — | — | ADC | Slow | — | √ ¹ |
| AP0_3 | √ | — | — | — | — | ADC | Slow | — | √ ¹ |
| AP0_4 | √ | — | — | — | — | ADC | Slow | — | √ ¹ |
| AP0_5 | √ | — | — | — | — | ADC | Slow | — | √ ¹ |
| AP0_6 | √ | — | — | — | — | ADC | Slow | — | √ ¹ |
| AP0_7 | √ | — | — | — | — | ADC | Slow | — | √ ¹ |
| AP0_8 | √ | — | — | — | — | ADC | Slow | — | √ ¹ |
| AP0_9 | √ | — | — | — | — | ADC | Slow | — | √ ¹ |
| AP0_10 | √ | — | — | — | — | ADC | Slow | — | √ ¹ |
| AP0_11 | √ | — | — | — | — | ADC | Slow | — | √ ¹ |
| AP0_12 | √ | — | — | — | — | ADC | Slow | — | √ ¹ |
| AP0_13 | √ | — | — | — | — | ADC | Slow | — | √ ¹ |
| AP0_14 | √ | — | — | — | — | ADC | Slow | — | √ ¹ |
| AP0_15 | √ | — | — | — | — | ADC | Slow | — | √ ¹ |

Note 1. Pull-down resistor for ADC diagnostic purpose. Control via ADC self-diagnostic register.

Note 2. Supports Load: 100 pF, it can be set for CSIH0SO and CSIH0SC with fast mode

Note 3. Supports Load: 50 pF, it can be set for CSIHnSO and CSIHnSC with fast mode. (n = 1 to 2)

Note 4. At a power-on clear reset, an on-chip pull-down resistor at the $\overline{\text{RESET}}$ pin is enabled until the flash sequence is completed.

Caution: Regarding external pull-up resistor of $\overline{\text{RESET}}$ pin, please connect less than 6.6 k Ω .

Condition: REGVCC = EVCC = VPOC to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μ F +/- 30 %,
 CISOVCL: 0.1 μ F +/- 30 %, Ta = -40 to 105 °C, CL = 30 pF

(1/2)

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit | | |
|--|-------------------------|--|---------------------------------------|-------------------|--|------------|----|----|
| High level input voltage | VIH | CMOS | 0.65 \times IOVCC | | IOVCC + 0.3 | V | | |
| | | SHMT1 (except FLMD0 pin) | 0.7 \times IOVCC | | IOVCC + 0.3 | V | | |
| | | SHMT1 (FLMD0 pin) ^{*3} | 0.66 \times EVCC | | EVCC + 0.3 | V | | |
| | | SHMT2 | 0.75 \times IOVCC | | IOVCC + 0.3 | V | | |
| | | SHMT4 | 0.8 \times IOVCC | | IOVCC + 0.3 | V | | |
| | | TTL | EVCC = VPOC to 3.6 V | 2.0 | | EVCC + 0.3 | V | |
| | | EVCC = 3.6 V to 5.5 V | 2.2 | | EVCC + 0.3 | V | | |
| Low level input voltage | VIL | CMOS | -0.3 | | 0.35 \times IOVCC | V | | |
| | | SHMT1 | -0.3 | | 0.3 \times IOVCC | V | | |
| | | SHMT2 | -0.3 | | 0.25 \times IOVCC | V | | |
| | | SHMT4 | -0.3 | | 0.5 \times IOVCC | V | | |
| | | TTL | | -0.3 | | 0.8 | V | |
| Input hysteresis for Schmitt | VH | SHMT1 | 0.3 | | | V | | |
| | | SHMT2 | 0.2 \times IOVCC | | | V | | |
| | | SHMT4 | 0.1 | | | V | | |
| Input leakage current | ILIH | RESET, FLMD0, JP0, P0, P8, P9, P20 pin, VI = EVCC ^{*2} | | | 0.5 | μ A | | |
| | | P10, P11 pin, VI = EVCC | | | 0.5 | μ A | | |
| | | AP0 pin, VI = A0VREF ^{*2} | | | 0.5 | μ A | | |
| | ILIL | RESET, FLMD0, JP0, P0, P8, P9, P20 pin, VI = 0 V ^{*2} | | | -0.5 | μ A | | |
| | | P10, P11 pin, VI = 0 V ^{*2} | | | -0.5 | μ A | | |
| | | AP0 pin, VI = 0 V ^{*2} | | | -0.5 | μ A | | |
| Internal pull-up resistance | RU | except FLMD0 pin, VI = 0 V | 20 | 40 | 100 | k Ω | | |
| | | FLMD0, VI = 0 V ^{*3} | 4 | 12 | 36 | k Ω | | |
| Internal pull-down resistance | RD | except FLMD0 pin, VI = IOVCC | 20 | 40 | 100 | k Ω | | |
| | | FLMD0, VI = EVCC | 4 | 12 | 36 | k Ω | | |
| High level output voltage | VOH | Fast mode | IOH = -5 mA (6 pins) ^{*4} | IOVCC - 1.0 | | V | | |
| | | | IOH = -3 mA (10 pins) ^{*4} | IOVCC - 1.0 | | V | | |
| | | | IOH = -1 mA (16 pins) ^{*4} | IOVCC - 0.5 | | V | | |
| | | | IOH = -0.1 mA (16 pins) ^{*4} | IOVCC - 0.5 | | V | | |
| | | Slow mode | IOH = -1 mA (16 pins) ^{*4} | IOVCC - 0.5 | | V | | |
| | | | IOH = -0.1 mA (16 pins) ^{*4} | IOVCC - 0.5 | | V | | |
| Low level output voltage | VOL | Fast mode | IOL = 5 mA (6 pins) ^{*4} | | 0.4 | V | | |
| | | | IOL = 3 mA (10 pins) ^{*4} | | 0.4 | V | | |
| | | | IOL = 1 mA (16 pins) ^{*4} | | 0.4 | V | | |
| | | Slow mode | IOL = 1 mA (16 pins) ^{*4} | | 0.4 | V | | |
| | | | Rise/Fall time | t_{KRP}/t_{KFP} | Fast mode (except below pins) ^{*5} | CL = 30 pF | 7 | ns |
| | | | | | | CL = 50 pF | 12 | ns |
| CL = 100 pF | 24 | ns | | | | | | |
| Fast mode (P0_5, P0_6, P10_1, P10_2, P11_2, P11_3, P11_6) ^{*6} | CL = 50 pF | 6 | | | ns | | | |
| Fast mode (P0_2, P0_3) ^{*6} | CL = 100 pF | 6.15 | ns | | | | | |
| | Slow mode ^{*5} | CL = 30 pF | 37 | ns | | | | |
| | | CL = 50 pF | 62 | ns | | | | |
| CL = 100 pF | | 124 | ns | | | | | |

(2/2)

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|------------------|--------|-----------|-------------|------|------|------|
| Output frequency | f_o | Fast mode | CL = 30 pF | | 40 | MHz |
| | | Slow mode | CL = 30 pF | | 10 | MHz |
| | | | CL = 50 pF | | 6 | MHz |
| | | | CL = 100 pF | | 3 | MHz |

Note 1. "IOVCC" means the pins are assigned to the power supply (EVCC and A0VREF).

Note 2. Not select the analog input function of ADC0.

Note 3. When the internal pull-up resistor of FLMD0 pin is applied by FLMDCNT register, please connect 86 kΩ or more as external pull-down resistor.

Note 4. The number of pin indicates simultaneous ON.

Note 5. Measurement point: $0.1 \times IOVCC$ to $0.9 \times IOVCC$

Note 6. Measurement point: $0.2 \times IOVCC$ to $0.8 \times IOVCC$

1.9.1 Output Current

1.9.1.1 100 pin

Table 1.8 Output Current (100 pin)

| Item | Symbol | Condition | | MIN. | TYP. | MAX. | Unit | | | | |
|---|--------|-----------|----------|---|------|------|----------|------------|----|-----|----|
| High level output current | IOH | PgE | Per side | P9_0, P9_1 | | -11 | mA | | | | |
| | | | | P20_4, P20_5 | | -18 | mA | | | | |
| | | | | P0_0 to P0_3 | | -12 | mA | | | | |
| | | | | JP0_3 to JP0_5, P0_4 to P0_6, P0_11 to P0_14, P8_2, P8_10 to P8_12 | | -30 | mA | | | | |
| | | | | JP0_0 to JP0_2 | | -14 | mA | | | | |
| | | | | P0_7 to P0_10, P8_0 to P8_1, P8_3 to P8_7 | | -28 | mA | | | | |
| | | | | P8_8, P8_9 | | -10 | mA | | | | |
| | | | | P10_6 to P10_14, P11_1 to P11_6 | | -30 | mA | | | | |
| | | | | P10_0 to P10_2 | | -15 | mA | | | | |
| | | | | P10_3 to P10_5 | | -15 | mA | | | | |
| | | | | P10_15, P11_0 | | -30 | mA | | | | |
| | | | | Total (EVCC) | | | | | | -60 | mA |
| | | | | PgA0 Total (A0VREF) | | | | | | -16 | mA |
| | | | | Low level output current | IOL | PgE | Per side | P9_0, P9_1 | | 11 | mA |
| P20_4, P20_5 | | 18 | mA | | | | | | | | |
| P0_0 to P0_6, P0_11 to P0_14 | | 30 | mA | | | | | | | | |
| JP0_0 to JP0_5, P8_2, P8_10 to P8_12 | | 20 | mA | | | | | | | | |
| P0_7 to P0_10 | | 11 | mA | | | | | | | | |
| P8_0, P8_1, P8_3 to P8_7 | | 10 | mA | | | | | | | | |
| P8_8, P8_9 | | 10 | mA | | | | | | | | |
| P10_6 to P10_14, P11_1 to P11_2 | | 30 | mA | | | | | | | | |
| P11_3 to P11_6 | | 30 | mA | | | | | | | | |
| P10_0 to P10_2 | | 15 | mA | | | | | | | | |
| P10_3 to P10_5 | | 15 | mA | | | | | | | | |
| P10_15, P11_0 | | 30 | mA | | | | | | | | |
| Total (EVCC) | | | | | | | | 60 | mA | | |
| Pg A0 Total (A0VREF) | | | | | | | | 16 | mA | | |

Note 1. For detail of the definition of "side" and "total", refer to **Section 1.2.3, Port Current**.

1.10 Power Supply Currents

Condition: REGVCC, EVCC and A0VREF total current. But, the I/O buffer is stopped.

| Item | Symbol | Condition | | | | MIN. | TYP.* ¹ | MAX. | Unit | |
|--|--------|--------------------|-----------|--------------|------------|------|--------------------|------|------|----|
| | | CPU1/CPU2 | PLL | Ta | Peripheral | | | | | |
| RUN mode current | IDDR1 | RUN (120 MHz) | RUN | -40 to 125°C | Run(#1) | 82 | 144 | mA | | |
| | | | | 25°C | Stop(#1) | | | | 70 | mA |
| RUN mode current (During data/code flash programming) | IDDR3 | RUN (120 MHz) | RUN | -40 to 125°C | Run(#2) | 94 | 161 | mA | | |
| HALT mode current | IDDH | RUN | RUN | -40 to 125°C | Run(#3) | 47 | 115 | mA | | |
| STOP mode current | IDDS | Stop | Stop | -40 to 85°C | Stop(#2) | 0.75 | 15 | mA | | |
| | | | | 105°C | Stop(#2) | | | | 25 | mA |
| | | | | 125°C | Stop(#2) | | | | 42 | mA |
| DeepSTOP mode current | IDDDS | Power off | Power off | -40 to 85°C | Stop(#3) | 50 | 540 | μA | | |
| | | | | 105°C | Stop(#3) | | | | 950 | μA |
| | | | | 125°C | Stop(#3) | | | | 1600 | μA |
| Cyclic RUN mode current | IDDCR | RUN (HS IntOSC) | Stop | -40 to 85°C | Run(#4) | 4 | 25 | mA | | |
| | | | | 105°C | Run(#4) | | | | 40 | mA |
| | | | | 125°C | Run(#4) | | | | 72 | mA |
| Cyclic STOP mode current | IDDCS | Stop | Stop | -40 to 85°C | Run(#5) | 2 | 22 | mA | | |
| | | | | 105°C | Run(#5) | | | | 38 | mA |
| | | | | 125°C | Run(#5) | | | | 70 | mA |

Note 1. The condition of "TYP." shows the specification with the following conditions. Also, the value is just for reference only. RUN mode current of TYP condition shows the value when ICUMB is stop.

- Ta = 25°C
- REGVCC = EVCC = A0VREF = 5.0 V
- AWOVSS = EVSS = A0VSS = 0 V

Caution: It must be ensured that the junction temperature in the Ta range remains below $T_j \leq 130^\circ\text{C}$ and does not exceed its limit under application conditions (thermal resistance, power supply current, peripheral current (if not included in power supply current), port output current and injection current).

(1/2)

| Power Domain | Function | Run | | | | | Stop | | |
|--------------|-----------|--------------|--------------|-----------|--------------------|--------------------|------------|-----------|-----------|
| | | (#1) | (#2) | (#3) | (#4) | (#5) | (#1) | (#2) | (#3) |
| AWO | MainOSC | Run | Run | Run | Stop | Stop | Run | Stop | Stop |
| | HS IntOSC | Run | Run | Run | Run | Stop | Run | Stop | Stop |
| | LPS | Stop | Stop | Stop | Stop | Stop | Stop | Stop | Stop |
| | RRAM | Read / Write | Read / Write | No access | Fetch | No access | Read/Write | No access | No access |
| | WDTA0 | Stop | Stop | Stop | Stop | Stop | Stop | Stop | Stop |
| | TAUJ0 | Run | Run | Run | Run (LS IntOSC) | Run (LS IntOSC) | Stop | Stop | Stop |
| | RTCA0 | Run | Run | Run | Run (LS IntOSC) | Run (LS IntOSC) | Stop | Stop | Stop |
| | CLMA0 | Run | Run | Run | Run | Stop | Stop | Stop | Stop |
| | CLMA1 | Run | Run | Run | Stop | Stop | Stop | Stop | Stop |
| | ADCA0 | Run | Run | Run | Stop | Stop | Stop | Stop | Stop |

(2/2)

| Power Domain | Function | Run | | | | | Stop | | |
|--------------|-------------------|-----------------|-----------------|-----------------|-----------------|-----------|------------|-----------|-----------|
| | | (#1) | (#2) | (#3) | (#4) | (#5) | (#1) | (#2) | (#3) |
| ISO | CPU1 (PE1) | Run (PLL) | Run (PLL) | Halt (PLL) | Run (HS IntOSC) | Stop | Run (PLL) | Stop | Power off |
| | CPU2 (PE2) | Run (PLL) | Run (PLL) | Halt (PLL) | Stop | Stop | Run (PLL) | Stop | |
| | ICUMB | Run | Run | Stop | Stop | Stop | Stop | Stop | |
| | DMA | Run | Run | Run | Stop | Stop | Stop | Stop | |
| | PLL0 | Run | Run | Run | Stop | Stop | Run | Stop | |
| | PLL1 | Run | Run | Run | Stop | Stop | Run | Stop | |
| | Code Flash (FLI0) | Fetch | No access | No access | No access | No access | Fetch | No access | |
| | Code Flash (FLI1) | Stop | No access | No access | No access | No access | Fetch | No access | |
| | Code Flash (FLI2) | Fetch | No access | No access | No access | No access | Fetch | No access | |
| | Data Flash | Read | Write / Erase | No access | No access | No access | Read | No access | |
| | LRAM (PE1) | Read / Write | Read / Write | No access | No access | No access | Read/Write | No access | |
| | LRAM (PE2) | Read / Write | Read / Write | No access | No access | No access | Read/Write | No access | |
| | GRAM | Read / Write | Read / Write | No access | No access | No access | Read/Write | No access | |
| | OSTMn | Run | Run | Run | Stop | Stop | Stop | Stop | |
| | WDTAn | Stop | Stop | Stop | Stop | Stop | Stop | Stop | |
| | TAUD0 | Run | Run | Run | Stop | Stop | Stop | Stop | |
| | TAUB0 | Run | Run | Run | Stop | Stop | Stop | Stop | |
| | TAUJ1 | Run | Run | Run | Stop | Stop | Stop | Stop | |
| | PWM-diag | Run | Run | Run | Stop | Stop | Stop | Stop | |
| | RLIN3n | Run (115.2kbps) | Run (115.2kbps) | Run (115.2kbps) | Stop | Stop | Stop | Stop | |
| | RLIN2n | Wait | Wait | Wait | Stop | Stop | Stop | Stop | |
| | RS-CANn | Wait | Wait | Wait | Stop | Stop | Stop | Stop | |
| | CSIG0 | Run | Run | Run | Stop | Stop | Stop | Stop | |
| | CSIHn | Run | Run | Run | Stop | Stop | Stop | Stop | |
| | RIIC0 | Wait | Wait | Wait | Stop | Stop | Stop | Stop | |
| | KR | Wait | Wait | Wait | Stop | Stop | Stop | Stop | |
| CLMA2 | Run | Run | Run | Stop | Stop | Stop | Stop | | |



1.11 Interrupt Timing

Condition: REGVCC = EVCC = 3.0 to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AVOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μ F +/- 30 %,
 CISOVCL: 0.1 μ F +/- 30 %, Ta = -40 to 105°C, CL = 30 pF

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|--------------------------------------|-----------------------|---|------|------|------|---------|
| NMI input high / low level width*1 | t_{WNH} / t_{WNL} | Edge detection mode | 600 | | | ns |
| | | Level detection mode (EMCLK is operated by HS IntOSC) | 756 | | | ns |
| | | Level detection mode (EMCLK is operated by LS IntOSC) | 5.13 | | | μ s |
| NMI pulse rejection*2 | t_{WNIRJ} | | 100 | | | ns |
| INTPn input high / low level width*1 | t_{WTH} / t_{WTL} | Edge detection mode | 600 | | | ns |
| | | Level detection mode (EMCLK is operated by HS IntOSC) | 756 | | | ns |
| | | Level detection mode (EMCLK is operated by LS IntOSC) | 5.13 | | | μ s |
| INTPn pulse rejection*2 | t_{WTRJ} | | 100 | | | ns |

Note 1. NMI and INTPn input width is needed to ensure that the internal interrupt signal is activated.

Note 2. Pulses shorter than this minimum is ignored. This is reference value. Noise such as the figure can be filtered.




1.12 $\overline{\text{RESET}}$ Timing

Condition: REGVCC = EVCC = 3.0 to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μF +/- 30 %,
 CISOVCL: 0.1 μF +/- 30 %, Ta = -40 to 105°C, CL = 30 pF

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|---|--------------------|-----------|------|------|------|---------------|
| $\overline{\text{RESET}}$ input low level width*1 | t_{WRSL} | *3 | 0.6 | | | μs |
| | | *4 | 5.0 | | | μs |
| | | *5 | 600 | | | μs |
| $\overline{\text{RESET}}$ pulse rejection*2 | t_{WRSRJ} | | 0.1 | | | μs |

Note 1. $\overline{\text{RESET}}$ input width is needed to ensure that the internal reset signal is activated.

Note 2. Pulses shorter than this minimum is ignored. This is reference value. Noise such as the figure can be filtered.



Note 3. After $\overline{\text{RESET}}$ is asserted there will be a period where GPIO output could become an undefined status and after 600 μs will become Hi-z. (figure (a))


Note 4. If during RUN mode or HALT mode, after $\overline{\text{RESET}}$ is asserted GPIO pin will become Hi-z. For other modes, after $\overline{\text{RESET}}$ is asserted there will be a period where GPIO output could become an undefined status and after 600 μs will become Hi-z. (figure (a) and (b))

Note 5. GPIO output states will become Hi-z after $\overline{\text{RESET}}$ is asserted. (figure (b))


(a) In case of either

$t_{\text{WRSL}} < 5 \mu\text{s}$, any mode or

$t_{\text{WRSL}} < 600 \mu\text{s}$, any mode except for RUN and HALT mode.



- (b) In case of either
 - $5 \mu\text{s} \leq t_{\text{WRSL}}$, RUN and HALT mode or
 - $600 \mu\text{s} \leq t_{\text{WRSL}}$, any mode.




1.13 Low Power Sampler (DPIN Input) Timing

Condition: REGVCC = EVCC = 3.0 to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μF +/- 30 %,
 CISOVCL: 0.1 μF +/- 30 %, Ta = -40 to 105°C, CL = 30 pF

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|--------------------------------------|--------------------|-----------|------|------|------|------|
| DPINn input delay time (vs SELDP2-0) | t_{DSDDI} | | | | 150 | ns |

Note 1. n = 7 to 0





1.14 Mode Timing

Condition: REGVCC = EVCC = 3.0 to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μF +/- 30 %, CISOVCL: 0.1 μF +/- 30 %, Ta = -40 to 105°C, CL = 30 pF

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|--|---------------------------|-----------|------|------|------|------|
| FLMD0,1 input high / low level width*1 | t_{WFMDH} / t_{WFMDL} | | 600 | | | ns |
| FLMD0, 1 pulse rejection*2 | t_{WFMDRJ} | | 100 | | | ns |
| MODE0,1 input high / low level width*1 | t_{WMDH} / t_{WMDL} | | 600 | | | ns |
| MODE0, 1 pulse rejection*2 | t_{WMDRJ} | | 100 | | | ns |

- Note 1. FLMD0,1 and MODE0,1 input width is needed to ensure that the internal mode signal is activated.
- Note 2. Pulses shorter than this minimum is ignored. This is reference value. Noise such as the figure can be filtered.



1.15 Timer Timing

Condition: REGVCC = EVCC = 3.0 V to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μ F +/-30 %, CISOVCL: 0.1 μ F +/-30 %,
 Ta = -40 to 105°C, CL = 30 pF

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|--|-----------------------------|-----------|--|------|------|------|
| TAUD0ly input high/low level width (y = 0 to 15) | $t_{WTDIH}/$ t_{WTDIL} | | $n \times T_{\text{samp}} + 20^{*1, *2}$ | | | ns |
| TAUD0Oy output cycle (y = 0 to 15) | t_{TDCYK} | Slow mode | | | 10 | MHz |
| TAUB0ly input high/low level width (y = 0 to 15) | $t_{WTBIH}/$ t_{WTBIL} | | $n \times T_{\text{samp}} + 20^{*1, *2}$ | | | ns |
| TAUB0Oy output cycle (y = 0 to 15) | t_{TBCYK} | Slow mode | | | 10 | MHz |
| TAUJxly input high/low level width ^{*3} (x = 0, 1, y = 0 to 3) | $t_{WTJIH}/$ t_{WTJIL} | | 600 | | | ns |
| TAUJxly pulse rejection ^{*4} | t_{WTJRJ} | | 100 | | | ns |
| TAUJxOy output cycle (x = 0, 1, y = 0 to 3) | t_{TJCYK} | Slow mode | | | 10 | MHz |
| PWGAyO output cycle (y = 0 to 14) | t_{PWGCYK} | Slow mode | | | 10 | MHz |


Note 1. n: Sampling number of the digital noise filter for each input.


Tsamp: Sampling time of the digital noise filter for each input.

Note 2. Input more than 1 count clock width of each timer counter channel.

Note 3. TAUJxly input width is needed to ensure that the internal timer input signal is activated.

Note 4. Pulses shorter than this minimum is ignored. This is reference value. Noise such as the figure can be filtered.





1.16 RLIN2 / RLIN3 Timing

Condition: REGVCC = EVCC = 3.0 to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μ F +/- 30 %,
 CISOVCL: 0.1 μ F +/- 30 %, Ta = -40 to 105°C, CL = 30 pF

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|---------------------|--------|-----------------------|------|------|---------------------|------|
| RLIN3 transfer rate | | LIN specification | 1 | | 20 | kbps |
| | | LIN extended baudrate | 1 | | 115.2* ¹ | kbps |
| | | UART function | | | 1.5 | Mbps |
| RLIN2 transfer rate | | LIN specification | 1 | | 20 | kbps |

Note 1. The LIN extended baudrate is not part of the LIN standard specification.


1.17 RS-CAN / RS-CANFD Timing

1.17.1 RS-CAN / RS-CANFD (Classical CAN Mode) Timing

Condition: REGVCC = EVCC = 3.0 V to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1uF +/-30%, CISOVCL: 0.1uF +/-30%,
 Ta = -40 to 105°C, CL = 30 pF

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-----------------------|------------|-----------|------|------|------|------|
| Transfer rate | | | | | 1 | Mbps |
| Internal delay time*1 | t_{NODE} | | | | 100 | ns |

Note 1. t_{NODE} = Internal input delay time (t_{INPUT}) + Internal output delay time (t_{OUTPUT})




1.17.2 RS-CANFD (CAN-FD Mode) Timing

Condition: REGVCC = EVCC = 3.0 V to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1uF +/-30%, CISOVCL: 0.1uF +/-30%,
 Ta = -40 to 105°C, CL = 30 pF

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-----------------------|------------|-----------|------|------|------|------|
| Transfer rate | | | | | 5 | Mbps |
| Internal delay time*1 | t_{NODE} | | | | 50 | ns |

Note 1. t_{NODE} = Internal input delay time (t_{INPUT}) + Internal output delay time (t_{OUTPUT})



1.18 CSI Timing

1.18.1 CSIG Timing

Condition: REGVCC = EVCC = 3.0 to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μ F +/- 30 %,
 CSISOVCL: 0.1 μ F +/- 30 %, Ta = -40 to 105°C, CL = 30 pF

Table 1.9 CSIG Timing (Master Mode)

<Output driver strength>

CSIG0SO, CSIG0SC (output): Fast mode

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|--------------|--|------------------------------|------|------|------|
| Macro Operation clock cycle time | t_{KCYG0} | | 12.5 (max. 80 MHz) | | | ns |
| CSIG0SC cycle time | t_{KCYMG0} | | 100 | | | ns |
| CSIG0SC high level width | t_{KWHMG0} | | $0.5 \times t_{KCYMG0} - 10$ | | | ns |
| CSIG0SC low level width | t_{KWLMG0} | | $0.5 \times t_{KCYMG0} - 10$ | | | ns |
| CSIG0SI setup time (vs CSIG0SC) | t_{SSIMG0} | | 30 | | | ns |
| CSIG0SI hold time (vs CSIG0SC) | t_{HSIMG0} | | 0 | | | ns |
| CSIG0SO output delay (vs CSIG0SC) | t_{DSOMG0} | | | | 7 | ns |
| CSIG0RYI setup time (vs CSIG0SC) | t_{SRYIG0} | CSIG0CTL1.CSIG0SIT = x CSIG0CTL1.CSIG0HSE = 1 | $2 \times t_{KCYG0} + 25$ | | | ns |
| CSIG0RYI High level width | t_{WRYIG0} | CSIG0CTL1.CSIG0HSE = 1 | $t_{KCYG0} + 5$ | | | ns |

¹**Table 1.10 CSIG Timing (Slave Mode)**

<Output driver strength>

CSIG0SO: Fast mode

CSIG0RYO: Slow mode

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-----------------------------------|---------------|--------------------------------------|------------------------------|------|------------------|------|
| Macro Operation clock cycle time | t_{KCYG0} | | 12.5 (max. 80 MHz) | | | ns |
| CSIG0SC cycle time | t_{KCYSG0} | | 200 | | | ns |
| CSIG0SC high level width | t_{KWHSG0} | | $0.5 \times t_{KCYSG0} - 10$ | | | ns |
| CSIG0SC low level width | t_{KWLSG0} | | $0.5 \times t_{KCYSG0} - 10$ | | | ns |
| CSIG0SI setup time (vs CSIG0SC) | t_{SSISG0} | | 20 | | | ns |
| CSIG0SI hold time (vs CSIG0SC) | t_{HSISG0} | | $t_{KCYG0} + 5$ | | | ns |
| CSIG0SO output delay (vs CSIG0SC) | t_{DSOSG0} | | | | 30 | ns |
| CSIG0RYO output delay | t_{SRYOG0} | $t_{KCYSG0} \geq 8 \times t_{KCYG0}$ | | | 39 | ns |
| | | $t_{KCYSG0} < 8 \times t_{KCYG0}$ | | | $39 + t_{KCYG0}$ | ns |
| CSIG0SSI setup time (vs CSIG0SC) | t_{SSISG0} | | $0.5 \times t_{KCYSG0} - 5$ | | | ns |
| CSIG0SSI hold time (vs CSIG0SC) | $t_{HSSISG0}$ | | $t_{KCYG0} + 5$ | | | ns |

1.18.2 CSIH Timing

Condition: REGVCC = EVCC = 3.0 to 5.5 V, A0VREF = 3.0 V to 5.5 V,
A0VSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μ F +/- 30 %,
CISOVCL: 0.1 μ F +/- 30 %, Ta = -40 to 105°C, CL = 30 pF

Table 1.11 CSIH Timing (Master Mode)

<Output driver strength>

CSIHnSO, CSIHnSC (output): Fast mode (CL = 100 pF@n = 0 / 50 pF@n = 1 to 2)

CSIHnCSSm: Slow mode

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|--|----------------|--|--|------|------|------|
| Macro Operation clock cycle time | t_{KCYHn} | | 12.5 (max. 80 MHz) | | | ns |
| CSIHnSC cycle time | t_{KCYMHn} | | 100 | | | ns |
| CSIHnSC high level width | t_{KWHMHn} | | $0.5 \times t_{KCYMHn} - 10$ | | | ns |
| CSIHnSC low level width | $t_{KWLMLHn}$ | | $0.5 \times t_{KCYMHn} - 10$ | | | ns |
| CSIHnSI setup time (vs CSIHnSC) | t_{SSIMHn} | SI Positive edge mode (CSIHnCTL1.CSIHnSLRS = 0) | 19 | | | ns |
| | | SI Negative edge mode (CSIHnCTL1.CSIHnSLRS = 1) | 14 | | | ns |
| CSIHnSI hold time (vs CSIHnSC) | t_{HSIMHn} | SI Positive edge mode (CSIHnCTL1.CSIHnSLRS = 0) | 0 | | | ns |
| | | SI Negative edge mode (CSIHnCTL1.CSIHnSLRS = 1) | $t_{KCYHn} / 2$ | | | ns |
| CSIHnSO output delay (vs CSIHnSC) | t_{DSOMHn} | | | 7 | | ns |
| CSIHnRYI setup time (vs CSIHnSC) | t_{SRYIHn} | CSIHnCTL1.CSIHnSIT = x CSIHnCTL1.CSIHnHSE = 1 | $2 \times t_{KCYHn} + 25$ | | | ns |
| CSIHnRYI High level width | t_{WRYIHn} | CSIHnCTL1.CSIHnHSE = 1 | $t_{KCYHn} + 5$ | | | ns |
| CSIHnCSS0-7 inactive width | $t_{WSCSBHn}$ | | $CSIDLE \times t_{KCYMHn} - 15$ | | | ns |
| CSIHnCSS0-7 setup time (vs CSIHnSC) | $t_{SSCSBHn0}$ | CSIHnCFGx.CSIHnDAP = 0 | $CSSETUP \times t_{KCYMHn} - 23$ | | | ns |
| | $t_{SSCSBHn1}$ | CSIHnCFGx.CSIHnDAP = 1 | $(CSSETUP + 0.5) \times t_{KCYMHn} - 23$ | | | ns |
| CSIHnCSS0-7 hold time (vs CSIHnSC) | $t_{HSCSBHn0}$ | CSIHnCTL1.CSIHnSIT = 0 | $CSSHOLD \times t_{KCYMHn} - 5$ | | | ns |
| | $t_{HSCSBHn1}$ | CSIHnCTL1.CSIHnSIT = 1 | $(CSSHOLD + 0.5) \times t_{KCYMHn} - 5$ | | | ns |

NOTE

CSIDLE: Setting value of CSIHnCFGx.CSIHnIDx[2:0]
CSSETUP: Setting value of CSIHnCFGx.CSIHnSPx[3:0]
CSSHOLD: Setting value of CSIHnCFGx.CSIHnHDx[3:0]
x: Depends on number of the chip select signals.

CAUTION

When the serial clock level is changed during the communication (CSIHnCFGx.CSIHnCKPx) and the IDLE has a setting of 0.5 transmission clock period an inactive width time $t_{WSCSBHn}$ of " $0.5 \times t_{KCYMHn}$ " is added.

Table 1.12 CSIH Timing (Slave Mode)

<Output driver strength>

CSIHnSO, CSIHnSC (output): Fast mode


CSIHnRYO: Slow mode

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|---|---------------|--------------------------------------|------------------------------|------|------------------|------|
| Macro Operation clock cycle time | t_{KCYHn} | | 12.5 (max. 80 MHz) | | | ns |
| CSIHnSC cycle time | t_{KCYSHn} | | 200 | | | ns |
| CSIHnSC high level width | t_{KWHSn} | | $0.5 \times t_{KCYSHn} - 10$ | | | ns |
| CSIHnSC low level width | t_{KWLSn} | | $0.5 \times t_{KCYSHn} - 10$ | | | ns |
| CSIHnSI setup time (vs CSIHnSC) | t_{SSISHn} | | 20 | | | ns |
| CSIHnSI hold time (vs CSIHnSC) | t_{HSISHn} | | $t_{KCYHn} + 5$ | | | ns |
| CSIHnSO output delay (vs CSIHnSC) | t_{DSOSHn} | | | | 30 | ns |
| CSIHnRYO output delay | t_{SRYOHn} | $t_{KCYSHn} \geq 8 \times t_{KCYHn}$ | | | 39 | ns |
| | | $t_{KCYSHn} < 8 \times t_{KCYHn}$ | | | $39 + t_{KCYHn}$ | ns |
| $\overline{\text{CSIHnSSI}}$ setup time (vs CSIHnSC) | $t_{SSSISHn}$ | | $0.5 \times t_{KCYSHn} - 5$ | | | ns |
| $\overline{\text{CSIHnSSI}}$ hold time (vs CSIHnSC) | $t_{HSSISHn}$ | | $t_{KCYHn} + 5$ | | | ns |


(1) SC/SI/SO

Master Mode:

- CSIG (CSIG0CTL1: CSIG0CKR / CSIG0CFG0: CSIG0DAP0 = 0/0 or 1/1)
- CSIH (CSIHnCFGm: CSIHnCKPm / CSIHnCFGm: CSIHnDAPm = 0/0 or 1/1)



- CSIG (CSIG0CTL1: CSIG0CKR / CSIG0CFG0: CSIG0DAP0 = 1/0 or 0/1)
- CSIH (CSIHnCFGm: CSIHnCKPm / CSIHnCFGm: CSIHnDAPm = 1/0 or 0/1)




(2) RYI


CSIG: Only master mode (CSIG0CTL1: CSIG0HSE = 1, CSIG0CTL1: CSIG0SIT = 0)

CSIH: Only master mode (CSIHnCTL1: CSIHnHSE = 1, CSIHnCTL1: CSIHnSIT = 0)

- CSIG (CSIG0CTL1: CSIG0CKR = 0)
- CSIH (CSIHnCFGm: CSIHnCKPm = 0)




- CSIG (CSIG0CTL1: CSIG0CKR = 1)
- CSIH (CSIHnCFGm: CSIHnCKPm = 1)




(3) CSSn

Only Master Mode (Setup Time):

- CSIHnCFGm: CSIHnCKPm = 0, CSIHnCFGm: CSIHnDAPm = 0




- CSIHnCFGm: CSIHnCKPm = 0, CSIHnCFGm: CSIHnDAPm = 1




Only Master Mode (Hold Time):

- CSIHnCTL1: CSIHnSIT = 0, CSIHnCFGm: CSIHnCKPm = 0, CSIHnCFGm: CSIHnDAPm = 0




- CSIHnCTL1: CSIHnSIT = 1, CSIHnCFGm: CSIHnCKPm = 0, CSIHnCFGm: CSIHnDAPm = 0




(4) SC/SI/SO

Slave Mode:

- CSIG (CSIG0CTL1: CSIG0CKR / CSIG0CFG0: CSIG0DAP0 = 0/0 or 1/1)
- CSIH (CSIHnCFGm: CSIHnCKPm / CSIHnCFGm: CSIHnDAPm = 0 /0 or 1/1)




- CSIG (CSIG0CTL1: CSIG0CKR / CSIG0CFG0: CSIG0DAP0 = 1/0 or 0/1)
- CSIH (CSIHnCFGm: CSIHnCKPm / CSIHnCFGm: CSIHnDAPm = 1/0 or 0/1)




(5) RYO


- CSIG (CSIG0CTL1: CSIG0CKR / CSIG0CFG0: CSIG0DAP0 = 0/0)
- CSIH (CSIHnCFGm: CSIHnCKPm / CSIHnCFGm: CSIHnDAPm = 0/0)




- CSIG (CSIG0CTL1: CSIG0CKR / CSIG0CFG0: CSIG0DAP0 = 0/1)
- CSIH (CSIHnCFGm: CSIHnCKPm / CSIHnCFGm: CSIHnDAPm = 0/1)



- CSIG (CSIG0CTL1: CSIG0CKR / CSIG0CFG0: CSIG0DAP0 = 1/0)
- CSIH (CSIHnCFGm: CSIHnCKPm / CSIHnCFGm: CSIHnDAPm = 1/0)




- CSIG (CSIG0CTL1: CSIG0CKR / CSIG0CFG0: CSIG0DAP0 = 1/1)
- CSIH (CSIHnCFGm: CSIHnCKPm / CSIHnCFGm: CSIHnDAPm = 1/1)




(6) SSI

Slave Mode:

- CSIG (CSIG0CTL1: CSIG0SSE=1, CSIG0CTL1: CSIG0CKR / CSIG0CFG0: CSIG0DAP0 = 0/0 or 1/1)
- CSIH (CSIHnCTL1: CSIHnSSE=1, CSIHnCFGm: CSIHnCKPm / CSIHnCFGm: CSIHnDAPm = 0/0 or 1/1)



- CSIG (CSIG0CTL1: CSIG0SSE=1, CSIG0CTL1: CSIG0CKR / CSIG0CFG0: CSIG0DAP0 = 1/0 or 0/1)
- CSIH (CSIHnCTL1: CSIHnSSE=1, CSIHnCFGm: CSIHnCKPm / CSIHnCFGm: CSIHnDAPm = 1/0 or 0/1)



1.19 RIIC Timing

Condition: REGVCC = EVCC = 3.0 V to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AVOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μ F +/- 30 %, CISOVCL: 0.1 μ F +/- 30 %,
 Ta = -40 to 105°C

Table 1.13 RIIC Timing (Normal Mode)

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|--|----------------|------------------------|-----------------|------|------|---------|
| RIIC0SCL clock period | f_{CLK} | | | | 100 | kHz |
| Bus free time (between stop/start condition) | t_{BUF} | | 4.7 | | | μ s |
| Hold time* ¹ | t_{HD} : STA | | 4.0 | | | μ s |
| RIIC0SCL clock low-level width | t_{LOW} | | 4.7 | | | μ s |
| RIIC0SCL clock high-level time | t_{HIGH} | | 4.0 | | | μ s |
| Setup time for start/restart condition | t_{SU} : STA | | 4.7 | | | μ s |
| Data hold time | t_{HD} : DAT | CBUS compatible master | 5.0 | | | μ s |
| | | IIC mode | 0* ² | | | μ s |
| Data setup time | t_{SU} : DAT | | 250 | | | ns |
| Stop condition setup time | t_{SU} : STO | | 4.0 | | | μ s |
| Capacitance load of each bus line | C_b | | | | 400 | pF |

Note 1. At the start condition, the first clock pulse is generated after the hold time.

Note 2. The system requires a minimum of 300 ns hold time internally for the RIIC0SDA signal (at VIH min. of RIIC0SCL signal). In order to occupy the undefined area at the falling edge of RIIC0SCL.

Note 3. If the system does not extend the RIIC0SCL signal low hold time (t_{LOW}), only the maximum data hold time (t_{HD} : DAT) needs to be satisfied.

Table 1.14 RIIC Timing (Fast Mode)

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|---|----------------|-----------|-------------------|------|------|---------|
| RIIC0SCL clock period | f_{CLK} | | | | 400 | kHz |
| Bus free time (between stop/start condition) | t_{BUF} | | 1.3 | | | μ s |
| Hold time* ¹ | t_{HD} : STA | | 0.6 | | | μ s |
| RIIC0SCL clock low-level width | t_{LOW} | | 1.3 | | | μ s |
| RIIC0SCL clock high-level time | t_{HIGH} | | 0.6 | | | μ s |
| Setup time for start/restart condition | t_{SU} : STA | | 0.6 | | | μ s |
| Data hold time | t_{HD} : DAT | IIC mode | 0* ² | | | μ s |
| Data setup time | t_{SU} : DAT | | 100* ⁴ | | | ns |
| Stop condition setup time | t_{SU} : STO | | 0.6 | | | μ s |
| Pulse width with spike suppressed by input filter | t_{SP} | | 0 | | 50 | ns |
| Capacitance load of each bus line | C_b | | | | 400 | pF |

Note 1. At the start condition, the first clock pulse is generated after the hold time.

Note 2. The system requires a minimum of 300 ns hold time internally for the RIIC0SDA signal (at VIH min. of RIIC0SCL signal). In order to occupy the undefined area at the falling edge of RIIC0SCL.


Note 3. If the system does not extend the RIIC0SCL signal low hold time (t_{LOW}), only the maximum data hold time (t_{HD} : DAT) needs to be satisfied.

Note 4. The fast mode IIC bus can be used in normal mode IIC bus system. In this case, set the fast mode IIC bus so that it meets the following conditions.

- If the system does not extend the RIIC0SCL signal's low state hold time: t_{SU} : DAT \geq 250 ns

- If the system extends the RIIC0SCL signal's low state hold time:

Transmit the following data bit to the RIIC0SDA line prior to releasing the RIIC0SCL line (1250 ns: Normal mode IIC bus specification).




1.20 ADTRG Timing

Condition: REGVCC = EVCC = 3.0 to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μ F +/- 30 %,
 CISOVCL: 0.1 μ F +/- 30 %, Ta = -40 to 105°C, CL = 30 pF

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|--|----------------------------|-----------|---------------------------------------|------|------|------|
| ADCA0TRGm input high / low level width | t_{WADH} / t_{WADL} | | $k \times T_{\text{samp}} + 20$ *1 | | | ns |

Note 1. k: Sampling number of the digital noise filter (DNFA_xxx) for each input.
 Tsamp: Sampling time of the digital noise filter (DNFA_xxx) for each input.




1.21 Key Return Timing

Condition: REGVCC = EVCC = 3.0 V to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μ F +/- 30 %, CISOVCL: 0.1 μ F +/- 30 %,
 Ta = -40 to 105°C, CL = 30 pF

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-------------------------------|-------------|-----------|------|------|------|------|
| KR0In input low level width*1 | t_{WKRL} | | 600 | | | ns |
| KR0In pulse rejection*2 | t_{WKRRJ} | | 100 | | | ns |

Note 1. KR0In input width is needed to ensure that the internal key input signal is activated.

Note 2. Pulses shorter than this minimum is ignored. This is reference value. Noise such as the figure can be filtered.




1.22 DCUTRST Timing

Condition: REGVCC = EVCC = 3.0 V to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1uF +/-30 %, CISOVCL: 0.1uF +/-30 %,
 Ta = -40 to 105°C, CL = 30 pF

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|---------------------------------|-------------|-----------|------|------|------|------|
| DCUTRST input low level width*1 | t_{WTRL} | | 600 | | | ns |
| DCUTRST pulse rejection*2 | t_{WTRRJ} | | 100 | | | ns |

- Note 1. $\overline{\text{DCUTRST}}$ input width is needed to ensure that the internal DCU reset input signal is activated.
 Note 2. Pulses shorter than this minimum is ignored. This is reference value. Noise such as the figure can be filtered.



1.23 Debug Interface Characteristics

1.23.1 Nexus Interface Timing

Condition: REGVCC = EVCC = 3.0 V to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1uF +/-30 %, CISOVCL: 0.1uF +/-30 %, Ta = -40 to 105°C, CL = 30 pF


<Input buffer>

DCUTDI, DCUTCK, DCUTMS, DCUTRST: TTL

<Output driver strength>

DCUTDO, DCURDY: Fast mode

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|---|------------|-----------|------|------|------|------|
| DCUTCK cycle width | t_{DCKW} | | 50 | | | ns |
| DCUTDI setup time (vs DCUTCK \uparrow) | t_{SDI} | | 12 | | | ns |
| DCUTDI hold time (vs DCUTCK \uparrow) | t_{HDI} | | 3 | | | ns |
| DCUTMS setup time (vs DCUTCK \uparrow) | t_{SMS} | | 12 | | | ns |
| DCUTMS hold time (vs DCUTCK \uparrow) | t_{HMS} | | 3 | | | ns |
| DCUTDO delay time (\downarrow DCUTCK) | t_{DDO} | | 0 | | 20 | ns |
| DCURDY delay time (\downarrow DCUTCK) | t_{RDYZ} | | 0 | | 20 | ns |



1.23.2 LPD (4 pin) Interface Timing

Condition: REGVCC = EVCC = 3.0 to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μ F +/- 30 %,
 CISOVCL: 0.1 μ F +/- 30 %, Ta = -40 to 105°C, CL = 30 pF


<Input buffer>

LPDCLK, LPDI: TTL

<Output driver strength>

LPDCLKOUT, LPDO: Fast mode

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|---|---------------|-----------|-------------------------------|------|------|------|
| LPDCLK cycle time/ LPDCLKOUT cycle time | $t_{LPDCKCY}$ | | 83.3 (max. 12 MHz) | | | ns |
| LPDCLK High-level width / LPDCLK Low-level width | t_{LPDCKW} | | $0.5 \times t_{LPDCKCY} - 10$ | | | ns |
| LPDCLKOUT High-level width / LPDCLKOUT low-level width | $t_{LPDCKOW}$ | | $t_{LPDCKW} - 10$ | | | ns |
| LPDI setup time (LPDCLK \uparrow) | t_{LPDIS} | | 41 | | | ns |
| LPDI hold time (LPDCLK \uparrow) | t_{LPDIH} | | 3 | | | ns |
| LPDCLK to LPDCLKOUT delay time | $t_{LPDCKOD}$ | | | 44 | | ns |
| LPDO delay time (LPDCLKOUT \uparrow) | t_{LPDOD} | | 0 | 15 | | ns |



1.23.3 LPD (1 pin) Interface Timing

Condition: REGVCC = EVCC = 3.0 V to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μ F +/- 30 %,
 CISOVCL: 0.1 μ F +/- 30 %, Ta = -40 to 105°C, CL = 50 pF

<Input buffer>

LPDIO: TTL

<Output driver strength>

LPDIO: Fast mode

<External pull-up resistor>

LPDIO: 4.7 k Ω to 10 k Ω

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|-----------------------|--------|-----------|------|------|------|------|
| LPD (1 pin) baud rate | | | | | 2.0 | Mbps |

1.24 Flash Programming Characteristics

1.24.1 Code Flash

The code flash memory is shipped in the erase state. If the code flash memory is read where it has not been written after ensure (no write condition), an ECC error is generated, resulting in the occurrence of an exception.

Condition: REGVCC = EVCC = VPOC to 5.5 V, A0VREF = 3.0 V to 5.5 V,
AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μ F +/- 30 %,
CISOVCL: 0.1 μ F +/- 30 %, Ta = -40 to 105°C, CL = 30 pF

Table 1.15 Basic Characteristics

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|----------------------------------|-----------------|--|-----------------|------|------|-------|
| Operation frequency | f_{PCLK}^{*3} | | 4 ^{*4} | | 30 | MHz |
| Number of rewrites ^{*1} | CWRT | Data retention: 20 years ^{*2} | 1000 | | | times |

Note 1. The number of rewrites is the number of erasures for each block. When the number of rewrites is "n" (n = 1000), the device can be erased "n" times for each block. For example, when a block of 32 KB is erased after 256 bytes of writing have been performed for different addresses 128 times, the number of rewrites is counted as 1. However, multiple writing to the same address is not possible with 1 erasure (overwriting prohibited).

Note 2. Retention period under average Ta = 85°C. This is the period starting on completion of a successful ensure of the code flash memory.

Note 3. $f_{PCLK} = 1/4 f_{CPUCLK}$: System operating frequency for internal flash.

Note 4. Only for program/erase operation.

Table 1.16 Programming Characteristics (1/2)

| Item | Symbol | Condition | Block Size | MIN. | TYP. | MAX. | Unit | | | |
|------------------|--------|--|------------|------|---|-----------------|------|-------------------|-------------------|----|
| Programming time | | $f_{PCLK} \geq 20$ MHz CWRT < 100 times | 256 B | | 0.4* ¹ | 6* ¹ | ms | | | |
| | | | 8 KB | | 20 | 90 | ms | | | |
| | | | 32 KB | | 80 | 360 | ms | | | |
| | | | 256 KB | | 0.6 | 2.7 | s | | | |
| | | | 384 KB | | 0.9 | 4.1 | s | | | |
| | | | 512 KB | | 1.2 | 5.4 | s | | | |
| | | | 768 KB | | 1.7 | 8.1 | s | | | |
| | | | 1 MB | | 2.3 | 10.8 | s | | | |
| | | | 1.5 MB | | 3.4 | 16.2 | s | | | |
| | | | 2 MB | | 4.5 | 21.5 | s | | | |
| | | | 3 MB | | 6.8 | 32.3 | s | | | |
| | | | 4 MB | | 9 | 43 | s | | | |
| | | | | | $f_{PCLK} \geq 20$ MHz CWRT ≥ 100 times | 256 B | | 0.5* ¹ | 7.2* ¹ | ms |
| | | | | | | 8 KB | | 24 | 108 | ms |
| 32 KB | | 96 | | | | 432 | ms | | | |
| 256 KB | | 0.7 | | | | 3.3 | s | | | |
| 384 KB | | 1.1 | | | | 4.9 | s | | | |
| 512 KB | | 1.4 | | | | 6.5 | s | | | |
| 768 KB | | 2.1 | | | | 9.8 | s | | | |
| 1 MB | | 2.7 | | | | 13 | s | | | |
| 1.5 MB | | 4.1 | | | | 19.5 | s | | | |
| 2 MB | | 5.4 | | | | 26 | s | | | |
| 3 MB | | 8.1 | | | | 39 | s | | | |
| 4 MB | | 10.8 | | | | 52 | s | | | |

Table 1.16 Programming Characteristics (2/2)

| Item | Symbol | Condition | Block Size | MIN. | TYP. | MAX. | Unit |
|------------|--------|---|------------|------|------|------|------|
| Erase time | | $f_{PCLK} \geq 20\text{MHz}$ CWRT < 100 times | 8 KB | | 39 | 120 | ms |
| | | | 32 KB | | 141 | 480 | ms |
| | | | 256 KB | | 1.2 | 3.5 | s |
| | | | 384 KB | | 1.7 | 5.3 | s |
| | | | 512 KB | | 2.3 | 7 | s |
| | | | 768 KB | | 3.4 | 10.5 | s |
| | | | 1 MB | | 4.5 | 14 | s |
| | | | 1.5 MB | | 6.8 | 21 | s |
| | | | 2 MB | | 9 | 28 | s |
| | | | 3 MB | | 13.6 | 42 | s |
| | | 4 MB | | 18.1 | 56 | s | |
| | | $f_{PCLK} \geq 20\text{MHz}$ CWRT ≥ 100 times | 8 KB | | 47 | 144 | ms |
| | | | 32 KB | | 169 | 576 | ms |
| | | | 256 KB | | 1.4 | 4.2 | s |
| | | | 384 KB | | 2.1 | 6.3 | s |
| | | | 512 KB | | 2.7 | 8.4 | s |
| | | | 768 KB | | 4.1 | 12.6 | s |
| | | | 1 MB | | 5.4 | 16.8 | s |
| | | | 1.5 MB | | 8.1 | 25.2 | s |
| | | | 2 MB | | 10.8 | 33.6 | s |
| 3 MB | | | 16.2 | 50.4 | s | | |
| 4 MB | | 21.6 | 67.2 | s | | | |

Note 1. Only the processing time of the hardware. The overhead required by the software is not included.

1.24.2 Data Flash

The data flash memory is shipped in the erase state. If the data flash memory is read where it has not been written after ensure (no write condition), an ECC error is generated, resulting in the occurrence of an exception.

Condition: REGVCC = EVCC = VPOC to 5.5 V, A0VREF = 3.0 V to 5.5 V,
AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μ F +/- 30 %,
CISOVCL: 0.1 μ F +/- 30 %, Ta = -40 to 105°C, CL = 30 pF

Table 1.17 Basic Characteristics

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|----------------------------------|-----------------|--|-----------------|------|------|-------|
| Operation frequency | f_{PCLK}^{*3} | | 4 ^{*4} | | 30 | MHz |
| Number of rewrites ^{*1} | CWRT | Data retention: 20 years ^{*2} | 125 k | | | times |
| | | Data retention: 3 years ^{*2} | 250 k | | | times |

Note 1. The number of rewrites is the number of erasures for each block. When the number of rewrites is "n" (n = 125000), the device can be erased "n" times for each block. For example, when a block of 64 bytes is erased after 4 bytes of writing have been performed for different addresses 16 times, the number of rewrites is counted as 1. However, multiple writing to the same address is not possible with 1 erasure (overwriting prohibited).

Note 2. Retention period under average Ta = 85°C. This is the period starting on completion of a successful erasure of the code flash memory.

Note 3. $f_{PCLK} = 1/4 f_{CPUCLK}$: System operating frequency for internal flash.

Note 4. Only for program/erase operation.

Table 1.18 Programming Characteristics

| Item | Symbol | Condition | Block Size | MIN. | TYP. | MAX. | Unit |
|------------------|--------|------------------------|------------|------|--------------------|-------------------|---------|
| Programming time | | $f_{PCLK} \geq 20$ MHz | 4 B | | 0.16 ^{*1} | 1.7 ^{*1} | ms |
| | | | 64 KB | | 2.79 | 13.44 | s |
| Erasure time | | $f_{PCLK} \geq 20$ MHz | 64 B | | 1.7 ^{*1} | 10 ^{*1} | ms |
| | | | 64 KB | | 1.74 | 10.24 | s |
| Blank check time | | $f_{PCLK} \geq 20$ MHz | 4 B | | | 30 ^{*1} | μ s |
| | | | 64 B | | | 100 ^{*1} | μ s |
| | | | 64 KB | | | 70.4 | ms |

Note 1. Only the processing time of the hardware. The overhead required by the software is not included.

1.24.3 Serial Programming Interface


1.24.3.1 Serial Programmer Setup Timing

Condition: REGVCC = EVCC = 3.0 V to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AWOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μF +/- 30 %, CISOVCL: 0.1 μF +/- 30 %, Ta = -40 to 105°C, CL = 30 pF

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|------------------------------|-----------|-----------|------|------|-------|------|
| FLMD0 pulse input start time | t_{RP} | | 1.5 | | | ms |
| FLMD0 pulse input end time | t_{RPE} | | | | 101.5 | ms |
| FLMD0 low/high level width | t_{PW} | | 1.6 | | | μs |
| FLMD0 rise time | t_R | | | | 20 | ns |
| FLMD0 fall time | t_F | | | | 20 | ns |

NOTE

IOVCC: EVCC = A0VREF



1.24.3.2 FLSCI3 Interface


Condition: REGVCC = EVCC = 3.0 V to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AVOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μF +/- 30 %,
 CISOVCL: 0.1 μF +/- 30 %, Ta = -40 to 105°C, CL = 30 pF

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|--------------------------------------|-------------|--|----------------------|------|---------------------------------------|------|
| FLSCI3 transfer rate | | 1-wired UART mode | | | 1 | Mbps |
| | | 2-wired UART mode | | | 1.5 | Mbps |
| FLSCI3SCI cycle time | t_{KCYSF} | 3-wired Clock Sync mode | 200* ¹ | | | ns |
| FLSCI3SCI high level width | t_{KWHSF} | 3-wired Clock Sync mode | $t_{KCYSF} / 2 - 15$ | | | ns |
| FLSCI3SCI low level width | t_{KWLSF} | 3-wired Clock Sync mode | $t_{KCYSF} / 2 - 15$ | | | ns |
| FLSCI3SI setup time (vs FLSCI3SCI) | t_{SSISF} | 3-wired Clock Sync mode | 55 | | | ns |
| FLSCI3SI hold time (vs FLSCI3SCI) | t_{HSISF} | 3-wired Clock Sync mode | 55 | | | ns |
| FLSCI3SO output delay (vs FLSCI3SCI) | t_{DSOSF} | 3-wired Clock Sync mode Not continuous transfer (data: 1st bit) | | | 0 | ns |
| | | 3-wired Clock Sync mode Not continuous transfer (data: except 1st bit) | | | $-t_{KWHSF} + 3 \times t_{Pcyc} + 36$ | ns |
| FLSCI3SO hold time (vs FLSCI3SCI) | t_{HSOSF} | 3-wired Clock Sync mode | $2 \times t_{Pcyc}$ | | | ns |

Note 1. Input the external clock that is more than 6 clocks of PCLK.

NOTE

t_{Pcyc} is period of PCLK.



1.25 A/D Converter Characteristics

Condition: REGVCC = EVCC = 3.0 V to 5.5 V, A0VREF = 3.0 V to 5.5 V,
 AVOVSS = ISOVSS = EVSS = A0VSS = 0 V, CAWOVCL: 0.1 μ F +/- 30 %,
 CISOVCL: 0.1 μ F +/- 30 %, Ta = -40 to 105°C, CL = 30 pF

(1/2)

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit | |
|---|-------------------|---|--|------------------|-------|------------------|---|
| Conversion clock | ADCLK0 | | 8 ^{*2} | | 40 | MHz | |
| Resolution | RES0 | 12-bit mode | 12 | 12 | 12 | bit | |
| | | 10-bit mode | 10 | 10 | 10 | bit | |
| Conversion time | t _{CON0} | ADCA0SMPCR.SMPT[7:0] = 12H (40 cycle) (8MHz ^{*2} ≤ ADCLK0 ≤ 32 MHz) | 1.25 | | 5 | μ s | |
| | | ADCA0SMPCR.SMPT[7:0] = 18H (46 cycle) (8MHz ^{*2} ≤ ADCLK0 ≤ 40 MHz) | 1.15 | | 5.75 | μ s | |
| | | ADCA0SMPCR.SMPT[7:0] = 12H (80 cycle) (8MHz ^{*2} ≤ ADCLK0 ≤ 32 MHz) | 2.5 | | 10 | μ s | |
| | | ADCA0SMPCR.SMPT[7:0] = 18H (92 cycle) (8MHz ^{*2} ≤ ADCLK0 ≤ 40MHz) | 2.3 | | 11.5 | μ s | |
| Sampling time | t _{SMP} | ADCA0SMPCR.SMPT[7:0] = 12H (18 cycle) (8MHz ^{*2} ≤ ADCLK0 ≤ 32 MHz) | 0.56 | | 2.25 | μ s | |
| | | ADCA0SMPCR.SMPT[7:0] = 18H (24 cycle) (8MHz ^{*2} ≤ ADCLK0 ≤ 40 MHz) | 0.6 | | 3 | μ s | |
| Analog input voltage | VAIN0SN | ADCA0Im | A0VSS | | A0VSS | V | |
| Operation current | IA0VREF | | | 1.1 | 3.0 | mA | |
| STOP, DeepSTOP, Cyclic STOP current (@LPS is stopped) | IA0VREFS | | | 1 | 10 | μ A | |
| Set up time of self diagnosis voltage circuit | t _{BOOT} | | 500 | | | ns | |
| Set up time of self diagnosis voltage level | t _{OUT} | | 500 | | | ns | |
| Pull-down resistor for Discharge mode | | ADCA0Im pins, VI = A0VREF | 350 | 500 | 650 | k Ω | |
| Accuracy of Self-diagnosis function | TESH0SN | 12-bit mode | Self-diagnosis voltage level = A0VREF | 4015 – [TOE0] | | 4095 | — |
| | | | Self-diagnosis voltage level = 2/3A0VREF | 2651 – [TOE0] | 2731 | 2811 + [TOE0] | — |
| | | | Self-diagnosis voltage level = 1/2A0VREF | 1968 – [TOE0] | 2048 | 2128 + [TOE0] | — |
| | | | Self-diagnosis voltage level = 1/3A0VREF | 1285 – [TOE0] | 1365 | 1445 + [TOE0] | — |
| | | | Self-diagnosis voltage level = A0VSS | 0 | | 80 + [TOE0] | — |
| | | 10-bit mode | Self-diagnosis voltage level = A0VREF | 1003 – [TOE0] | | 1023 | — |
| | | | Self-diagnosis voltage level = 2/3A0VREF | 663 – [TOE0] | 683 | 703 + [TOE0] | — |
| | | | Self-diagnosis voltage level = 1/2A0VREF | 492 – [TOE0] | 512 | 532 + [TOE0] | — |
| | | | Self-diagnosis voltage level = 1/3A0VREF | 321 – [TOE0] | 341 | 361 + [TOE0] | — |
| | | | Self-diagnosis voltage level = A0VSS | 0 | | 20 + [TOE0] | — |

(2/2)

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit | |
|--------------------------------------|--------|-------------|----------------------------|---------|------|------|-----|
| Overall error*1 | TOE0 | 12-bit mode | A0VREF = 4.5 V to 5.5 V | ADCA0Im | | ±4.0 | LSB |
| | | | A0VREF = 3.6 V to 4.5 V | ADCA0Im | | ±6.0 | LSB |
| | | | A0VREF = 3.0 V to 3.6 V | ADCA0Im | | ±8.0 | LSB |
| | | 10-bit mode | A0VREF = 4.5 V to 5.5 V | ADCA0Im | | ±1.0 | LSB |
| | | | A0VREF = 3.6 V to 4.5 V | ADCA0Im | | ±1.5 | LSB |
| | | | A0VREF = 3.0 V to 3.6 V | ADCA0Im | | ±2.0 | LSB |
| Integral nonlinearity error*1 | ILE0 | 12-bit mode | A0VREF = 4.5 V to 5.5 V | ADCA0Im | | ±2.0 | LSB |
| | | | A0VREF = 3.6 V to 4.5 V | ADCA0Im | | ±3.0 | LSB |
| | | | A0VREF = 3.0 V to 3.6 V | ADCA0Im | | ±4.0 | LSB |
| | | 10-bit mode | A0VREF = 4.5 V to 5.5 V | ADCA0Im | | ±1.0 | LSB |
| | | | A0VREF = 3.0 V to 4.5 V | ADCA0Im | | ±1.5 | LSB |
| | | | | | | | |
| Differential nonlinearity error*1 | DLE0 | 12-bit mode | A0VREF = 4.5 V to 5.5 V | ADCA0Im | | ±1.0 | LSB |
| | | | A0VREF = 3.6 V to 4.5 V | ADCA0Im | | ±3.0 | LSB |
| | | | A0VREF = 3.0 V to 3.6 V | ADCA0Im | | ±3.0 | LSB |
| | | 10-bit mode | A0VREF = 4.5 V to 5.5 V | ADCA0Im | | ±1.0 | LSB |
| | | | A0VREF = 3.0 V to 4.5 V | ADCA0Im | | ±1.0 | LSB |
| | | | | | | | |
| Zero scale error*1 (offset error) | ZSE0 | 12-bit mode | A0VREF = 4.5 V to 5.5 V | ADCA0Im | | ±3.5 | LSB |
| | | | A0VREF = 3.6 V to 4.5 V | ADCA0Im | | ±5.5 | LSB |
| | | | A0VREF = 3.0 V to 3.6 V | ADCA0Im | | ±7.5 | LSB |
| | | 10-bit mode | A0VREF = 4.5 V to 5.5 V | ADCA0Im | | ±0.5 | LSB |
| | | | A0VREF = 3.6 V to 4.5 V | ADCA0Im | | ±1.0 | LSB |
| | | | A0VREF = 3.0 V to 3.6 V | ADCA0Im | | ±1.5 | LSB |
| Full scale error*1 | FSE0 | 12-bit mode | A0VREF = 4.5 V to 5.5 V | ADCA0Im | | ±3.5 | LSB |
| | | | A0VREF = 3.6 V to 4.5 V | ADCA0Im | | ±5.5 | LSB |
| | | | A0VREF = 3.0 V to 3.6 V | ADCA0Im | | ±7.5 | LSB |
| | | 10-bit mode | A0VREF = 4.5 V to 5.5 V | ADCA0Im | | ±0.5 | LSB |
| | | | A0VREF = 3.6 V to 4.5 V | ADCA0Im | | ±1.0 | LSB |
| | | | A0VREF = 3.0 V to 3.6 V | ADCA0Im | | ±1.5 | LSB |

Note 1. This does not include quantization error.

Note 2. Include the oscillation accuracy of HS IntOSC.

CAUTION

When an external digital pulse is applied to AP0, P8, and P9 pins during an A/D conversion this may lead to an A/D conversion result with a larger conversion error as expected due to the coupling noise of the external digital pulse.

The same behavior may apply when the digital buffer is used as output pin. For the output port the potential degradation increases with the driven total output current of the port. In addition the conversion resolution may drop if the output current fluctuates at adjacent pins due to the coupling effect of the external circuit connected to these port pins.

1.26 Injection Currents

Table 1.19 Definition of Pin Group (100 pin)

| Symbol | Power Supply for Pin Group | Pin |
|--------|----------------------------|--------------|
| PgE | EVCC, EVSS | JP0, P0, P20 |
| | | P10, P11 |
| PgE' | EVCC, EVSS | P8, P9 |
| PgA0 | A0VREF, A0VSS | AP0 |

Note 1. Do not apply an overvoltage on P8 and P9 pins.

1.26.1 Absolute Maximum Ratings

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit | | |
|--|--------------------|--|--------------------|------|---------|------|-----|----|
| Positive overload current VIN > VCC | I _{INJPM} | PgE | Per pin | | 10 | mA | | |
| | | | total | | 60 | mA | | |
| | | PgE' | Per pin | | 10 | mA | | |
| | | | Total | | 60 | mA | | |
| | | PgA0 | Per pin | | 10 | mA | | |
| | | | total | | 60 | mA | | |
| | | Negative overload current VIN < VSS | I _{INJNM} | PgE | Per pin | | -10 | mA |
| | | | | | total | | -60 | mA |
| PgE' | Per pin | | | | -10 | mA | | |
| | Total | | | | -60 | mA | | |
| PgA0 | Per pin | | | | -10 | mA | | |
| | total | | | | -60 | mA | | |

CAUTIONS

1. The DC injection current (total) must satisfy the specifications of the injection current per pin.
2. In case of injected current for PgA0, TESH0SN cannot be kept. Its deviating value will increase sharply with increasing absolute value of injection current.

1.26.2 DC Characteristics for Overload Current

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|--|-------------------|-----------|---------|------|------|------|
| Positive overload current VIN > VCC | I _{INJP} | PgE | Per pin | | 2 | mA |
| | | | Total | | 50 | mA |
| | | PgE' | Per pin | | 3 | mA |
| | | | Total | | 20 | mA |
| | | PgA0 | Per pin | | 3 | mA |
| | | | Total | | 20 | mA |
| Negative overload current VIN < VSS | I _{INJN} | PgE | Per pin | | -2 | mA |
| | | | Total | | -50 | mA |
| | | PgE' | Per pin | | -3 | mA |
| | | | Total | | -20 | mA |
| | | PgA0 | Per pin | | -3 | mA |
| | | | Total | | -20 | mA |

NOTE

These specifications are not tested on sorting and are specified based on the device characterization.

1.26.3 DC Characteristics for Pins Influenced by Injected Current on an Adjacent Pin

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|---|-------------------|-----------|---------|------|----------------------|------|
| Leakage current coupling factor for positive overload current | K _{INJP} | PgE | Per pin | | 3.0×10^{-6} | — |
| | | PgE' | Per pin | | 3.0×10^{-6} | — |
| | | PgA0 | Per pin | | 4.8×10^{-6} | — |
| Leakage current coupling factor for negative overload current | K _{INJN} | PgE | Per pin | | 7.5×10^{-6} | — |
| | | PgE' | Per pin | | 7.5×10^{-6} | — |
| | | PgA0 | Per pin | | 2.6×10^{-6} | — |

NOTES

- This is reference value.
- An overload current through a pin will cause a certain error current in the adjacent pins. This error current must be added to the respective leakage current (ILIH or ILIL) of the adjacent pins.
- The amount of error leakage current depends on the overload current and is defined by the overload coupling factor K_{INJ}.
The total current through a pin is:
 $|I_{total}| = |ILIH \text{ or } ILIL| + (|I_{INJn}| \times K_{INJn})$

1.26.4 AD Characteristics for Pins Influenced by Injected Current on an Adjacent

| Item | Symbol | Condition | MIN. | TYP. | MAX. | Unit |
|--------------------------------|-------------------|---------------|---------|------|------|------|
| Degradation of overall error*1 | I _{INJP} | Par = 3 mA | ADCA0Im | | ±1.3 | LSB |
| | | Total = 20 mA | ADCA0Im | | ±3.8 | LSB |
| | I _{INJN} | Par = 3 mA | ADCA0Im | | ±1.4 | LSB |
| | | Total = 20 mA | ADCA0Im | | ±4.5 | LSB |

Note 1. This value is the degradation by injected current on an adjacent pin. Therefore, this value is added to the specification of A/D converter's overall error defined separately as the electrical specifications.

Note 2. This is reference value.

CAUTION

When there is an increased leakage current on the analog input pins, based on currents injected into the pins adjacent to the converted channel, the effect on the ADC accuracy depends on the external analog source impedance.

[Example] Conditions: A0VREF = 5.0 V, external analog source impedance = 10 kΩ.

If there is a leakage current of 1μA by injected current, the effect on the ADC accuracy is $1 (\mu\text{A}) \times 10 \text{ k} (\Omega) / 5 \text{ (V)} = 0.2\% \text{FSR}$

1.27 Thermal Characteristics

1.27.1 Parameters

| Package | Item | Symbol | Estimate | Unit | Note |
|--------------|------------------------------------|---------------|----------|------|-----------------------------------|
| 100 pin LQFP | Thermal Resistance | Θ_{ja} | 39 | °C/W | Conforming to JESD51-7 (4 layers) |
| | Thermal Characterization Parameter | ψ_{jb} | 29 | | |

Note: The thermal resistance depend on the usage environment.


1.27.2 Assumed Board

Conforming to JESD51-7 (4 layers)

| | Board size (mm) | | Area (mm ²) |
|-----------------------|-------------------------|-------|-------------------------|
| | X | Y | |
| Boad | 76.2 | 114.3 | 8709.66 |
| Remaining copper raes | Thickness of conductors | | |
| 50-95-95-50% | 70-35-35-70 μ m | | |

Section 2 Package Dimensions

2.1 100 pin



| | |
|------------------|---|
| REVISION HISTORY | RH850/F1H PREMIUM (100 pin Version) Datasheet |
|------------------|---|

| Rev. | Date | Description | |
|------|--------------|-------------|--|
| | | Page | Summary |
| 0.50 | Dec 09, 2015 | — | First Edition issued |
| 0.51 | May 23, 2016 | 15 | correction of 1.8.1 Regulator Characteristics addition of Note 3 |
| | | 26 | correction of High level input voltage |
| | | 34 | correction of note2 to 1.17 Mode Timing |
| | | 68 | correction of 1.27.1 Parameters |
| 1.00 | Aug 31, 2016 | 3 | correction of Local RAM |
| | | 15 | deleted of Output voltage |
| | | 26 | correction of Internal pull-up resistance correction of Internal pull-down resistance |
| | | 62 | correction of Pull-down resistor for Discharge mode |

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.
Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronics products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.

2801 Scott Boulevard Santa Clara, CA 95050-2549, U.S.A.
Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited

9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3
Tel: +1-905-237-2004

Renesas Electronics Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH

Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.

Room 1709, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100191, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.

Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, P. R. China 200333
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited

Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852 2886-9022

Renesas Electronics Taiwan Co., Ltd.

13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan
Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.

Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.

No.77C, 100 Feet Road, HAL II Stage, Indiranagar, Bangalore, India
Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd.

12F., 234 Teheran-ro, Gangnam-Gu, Seoul, 135-080, Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5141