

RL78/F13, F14

R01DS0460EJ0220

RENESAS MCU

Rev.2.20

Dec 27, 2024

RL78/F13, F14 microcontrollers are successors to the 78K0R and R8C, are available in a 20- to 100-pin, 16 KB to 256 KB flash memory lineup and realize the industry's lowest level of consumption current. They have a built-in CAN module and LIN module for automotive interfaces and also support BLDC motor control using timer RD, comparator and D/A converter. And in addition to the functional safety features of RL78/F12 product, a RAM ECC function, PLL lock function, port output state monitoring, stack overflow detection, dedicated WDT oscillator and more have also been added. Since a more highly reliable system can be built, these microcontrollers can be used for industrial applications and of course automotive applications.


1. OVERVIEW

1.1 Features

- Minimum instruction execution time can be changed from high speed (0.03125 μs: @ 32 MHz operation with high-speed on-chip oscillator clock or PLL clock) to ultra low-speed (66.6 μs: @ 15 kHz operation with low-speed on-chip oscillator clock)
- General-purpose register: 8 bits × 32 registers (8 bits × 8 registers × 4 banks)
- ROM: 16 to 256 KB
- RAM: 1 to 20 KB
- Data flash memory: 4 KB/8 KB
- High-speed on-chip oscillator clock
Selectable from 32 MHz (Typ.), 24 MHz (Typ.), 16 MHz (Typ.), 12 MHz (Typ.), 8 MHz (Typ.), 4 MHz (Typ.), and 1 MHz (Typ.) (Selectable from 64 MHz (Typ.) and 48 MHz (Typ.) when using Timer RD)
- Low-speed on-chip oscillator clock: 15 kHz × 2 channels (one for WWDT and one for CPU and peripherals other than WWDT)
- On-chip PLL (×3, ×4, ×6, ×8)
- On-chip single-power-supply flash memory (with prohibition of block erase/writing function)
- Self-programming (with boot swap function/flash shield window function)
- On-chip debug function
- On-chip power-on-reset (POR) circuit and voltage detector (LVD)
- On-chip watchdog timer (operable with the dedicated low-speed on-chip oscillator clock)
- Multiply/divide/multiply & accumulate instructions are supported
16 bits × 16 bits = 32 bits (Unsigned or signed)
32 bits ÷ 32 bits = 32 bits (Unsigned)
16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed)
- On-chip key interrupt function
- On-chip clock output/buzzer output controller
- On-chip BCD adjustment
- I/O ports: 16 to 92 (including one input-only pin)
- Timer
 - 16-bit timer array unit: 8 to 16 channels
 - 16-bit timer RD:2 channels (six triangle-wave outputs; sawtooth wave/triangle-wave modulation)
 - 16-bit timer RJ: 1 channel
 - Watchdog timer: 1 channel
 - Real-time clock: 1 channel

- Serial interface
 - CSI
 - UART/UART (LIN-bus supported)
 - LIN module (master/slave supported)
 - I²C/simplified I²C
 - CAN interface (RS-CAN lite)
- 8/10-bit resolution A/D converter (VDD = 2.7 to 5.5 V):
4 to 31 channels
- DTC (Max. 44 sources)
- ELC (Max. 26 channels for event link source, Max. 9 channels for event link destination) ^{Note}
- Safety functions (CRC calculation, Clock monitor, AD test, SFR guard, etc.)
- 8-bit D/A converter ^{Note}
- On-chip comparator: 1 channel (input pin: 4 channels) ^{Note}
- Power supply voltage: VDD = 2.7 to 5.5 V
- Operating ambient temperature:
 - TA = -40 to +105°C (grade L)
 - TA = -40 to +125°C (grade K)
 - TA = -40 to +150°C (grade Y)

Note Only available in the RL78/F14.



RL78/F13, F14 Block Diagram (Outline)

Applications

General automotive electrical applications (motor control, door control, headlight control, etc.), motorcycle engine control

1.2 Product Lineup

Table 1-1. RL78/F14 Lineup

Code Flash	Data Flash	RAM	Pin Count						
			100 pins	80 pins	64 pins	48 pins (QFN)	48 pins (QFP)	32 pins	30 pins
48 KB	4 KB	4 KB	—	—	—	R5F10PGD	R5F10PGD R5F10PGDC	R5F10PBD	R5F10PAD
64 KB		6 KB	R5F10PPE R5F10PPEC	R5F10PME R5F10PMEC	R5F10PLE R5F10PLEC	R5F10PGE	R5F10PGE R5F10PGE C	R5F10PBE	R5F10PAE
96 KB		8 KB	R5F10PPF R5F10PPFC	R5F10PMF R5F10PMFC	R5F10PLF R5F10PLFC	R5F10PGF	R5F10PGF R5F10PGF	—	—
128 KB	8 KB	10 KB	R5F10PPG R5F10PPGC	R5F10PMG R5F10PMGC	R5F10PLG R5F10PLGC	R5F10PGG	R5F10PGG R5F10PGGC	—	—
192 KB		16 KB	R5F10PPH R5F10PPHC	R5F10PMH R5F10PMHC	R5F10PLH R5F10PLHC	R5F10PGH	R5F10PGH R5F10PGHC	—	—
256 KB		20 KB	R5F10PPJ R5F10PPJC	R5F10PMJ R5F10PMJC	R5F10PLJ R5F10PLJC	R5F10PGJ	R5F10PGJ R5F10PGJC	—	—

Table 1-2. RL78/F13 (CAN and LIN incorporated) Lineup

Code Flash	Data Flash	RAM	Pin Count					
			80 pins	64 pins	48 pins (QFN)	48 pins (QFP)	32 pins	30 pins
32 KB	4 KB	2 KB	—	R5F10BLC R5F10BLCC	R5F10BGC	R5F10BGC R5F10BGCC	R5F10BBC	R5F10BAC
48 KB		3 KB	—	R5F10BLD R5F10BLDC	R5F10BGD	R5F10BGD R5F10BGDC	R5F10BBD	R5F10BAD
64 KB		4 KB	R5F10BME R5F10BMEC	R5F10BLE R5F10BLEC	R5F10BGE	R5F10BGE R5F10BGEC	R5F10BBE	R5F10BAE
96 KB		6 KB	R5F10BMF R5F10BMFC	R5F10BLF R5F10BLFC	R5F10BGF	R5F10BGF R5F10BGFC	R5F10BBF	R5F10BAF
128 KB		8 KB	R5F10BMG R5F10BMGC	R5F10BLG R5F10BLGC	R5F10BGG	R5F10BGG R5F10BGGC	R5F10BBG	R5F10BAG

Table 1-3. RL78/F13 (LIN incorporated) Lineup

Code Flash	Data Flash	RAM	Pin Count						
			80 pins	64 pins	48 pins (QFN)	48 pins (QFP)	32 pins	30 pins	20 pins
16 KB	4 KB	1 KB	—	—	R5F10AGA	R5F10AGA R5F10AGAC	R5F10ABA	R5F10AAA	R5F10A6A
32 KB		2 KB	—	R5F10ALC R5F10ALCC	R5F10AGC	R5F10AGC R5F10AGCC	R5F10ABC	R5F10AAC	R5F10A6C
48 KB		3 KB	—	R5F10ALD R5F10ALDC	R5F10AGD	R5F10AGD R5F10AGDC	R5F10ABD	R5F10AAD	R5F10A6D
64 KB		4 KB	R5F10AME R5F10AMEC	R5F10ALE R5F10ALEC	R5F10AGE	R5F10AGE R5F10AGEC	R5F10ABE	R5F10AAE	R5F10A6E
96 KB		6 KB	R5F10AMF R5F10AMFC	R5F10ALF R5F10ALFC	R5F10AGF	R5F10AGF R5F10AGFC	—	—	—
128 KB		8 KB	R5F10AMG R5F10AMGC	R5F10ALG R5F10ALGC	R5F10AGG	R5F10AGG R5F10AGGC	—	—	—

1.3 Function Overview

1.3.1 RL78/F14 Functions List

Table 1-4. RL78/F14 Functions List (1/2)

Series Name		R5F10PP	R5F10PM	R5F10PL	R5F10PG	R5F10PB	R5F10PA	
Pin Count		100 pins	80 pins	64 pins	48 pins	32 pins	30 pins	
Code flash		64 to 256KB			48 to 256KB		48KB, 64KB	
Data flash		8KB/4KB				4KB		
RAM		6 to 20KB			4 to 20KB		48KB, 64KB	
Supply voltage range		2.7 V to 5.5 V						
Maximum operation frequency		32 MHz (grade L), 24 MHz (grade K, grade Y)						
System clock	Main system clock oscillator	Crystal/ceramic/square wave 1 to 20 MHz (operating at 2.7 V to 5.5 V)						
	High-speed on-chip oscillator	Normal high accuracy 32 MHz (typ.)						
	Low-speed on-chip oscillator	For low-speed operation 15 kHz (typ.)						
	Subsystem clock oscillator	32.768 kHz ^{Note 7}				None		
PLL		PLL multiplication factor: $\times 3/\times 4/\times 6/\times 8$						
Clock for peripherals	Low-speed on-chip oscillator	For peripherals other than WDT 15 kHz (typ.)						
		For WDT 15 kHz (typ.)						
POR		When power supply is rising 1.56 V (typ.)						
		When power supply is falling 1.55 V (typ.)						
LVD	V _{DD} voltage detection	When power supply is rising 2.81 V (typ.) to 4.74 V (typ.) (in 6 steps)						
		When power supply is falling 2.75 V (typ.) to 4.64 V (typ.) (in 6 steps)						
Safety functions	WWDT (window watchdog timer)		Yes					
	Illegal instruction execution detection function		Yes					
	Flash memory CRC operation function		Yes					
	RAM1 bit error correction function		Yes					
	RAM2 bit error detection function		Yes					
	Invalid memory access detection function		Yes					
	Frequency detection function		Yes					
	Clock monitor function		Yes					
	Stack pointer monitor function		Yes					
	I/O port output signal level detection function		Yes					
A/D test function		Yes						
I/O ports	Input/Output	CMOS	86ch	68ch	52ch	38ch	25ch	23ch
	Output	CMOS	1ch				None	
	Input	Shared with oscillator pins	4ch ^{Note 7}				2ch	
	Input only		1ch					
Power supply pins	For internal circuits		V _{DD} , V _{SS} , REGC					
	For I/O ports		EV _{DD0} , EV _{SS0} EV _{DD1} , EV _{SS1}	EV _{DD0} , EV _{SS0}			None	
	For analog circuits (AD, DA, COMP)		V _{DD} , V _{SS} (AV _{REFP} , AV _{REFM} For AD)					
Multiply/divide and multiply-accumulate functions	Multiply		16 bits × 16 bits (signed)					
			16 bits × 16 bits (unsigned)					
	Divide		32 bits ÷ 32 bits (unsigned)					
	Multiply-accumulate		16 bits × 16 bits + 32 bits (signed)					
			16 bits × 16 bits + 32 bits (unsigned)					
Arithmetic instructions (extended instruction set)		Yes						
Vectored interrupt sources	External	Products with at least 128 Kbytes of code flash memory	16ch ^{Notes 4, 6}	16ch ^{Notes 4, 6}	15ch ^{Notes 3, 6}	14ch ^{Note 2}	9ch ^{Note 1}	
		Products with up to 96 Kbytes of code flash memory		14ch ^{Notes 3, 5}	14ch ^{Notes 3, 5}	13ch ^{Note 2}		
	Internal	Products with at least 128 Kbytes of code flash memory	48ch ^{Note 4}	48ch ^{Note 4}	48ch ^{Note 3}	48ch ^{Note 2}	41ch ^{Note 1}	40ch ^{Note 1}
		Products with up to 96 Kbytes of code flash memory		41ch ^{Note 3}	41ch ^{Note 3}	41ch ^{Note 2}		
Key return detection		8ch						
DTC		44 sources	44 sources/38 sources			37 sources		
Timer	TAU		16 bits (8ch × 2)	16 bits (8ch × 2/8ch + 4ch)			16 bits (8ch + 4ch)	
	RTC		1ch					
	Timer RJ		16 bits × 1					
	Timer RD		16 bits × 2					
Serial I/F	CSI/simplified I ² C/UART		4ch/4ch/2ch				3ch/3ch/2ch	
	SPI		Yes					
	Multimaster I ² C		1ch				None	
	LIN/UART module (RLIN3)		2ch	2ch/1ch			1ch	
	CAN interface (RS-CAN lite)		1ch					

(Notes and Caution are listed on the next page.)

Table 1-4. RL78/F14 Functions List (2/2)

Series Name		R5F10PP	R5F10PM	R5F10PL	R5F10PG	R5F10PB	R5F10PA
	Pin Count	100 pins	80 pins	64 pins	48 pins	32 pins	30 pins
A/D converter 10-bit SAR	V _{DD}	24ch	18ch/16ch	17ch/16ch	13ch	8ch	10ch
	EV _{DD}	7ch	7ch/4ch	3ch	5ch/2ch	2ch	
	Internal	2ch					
D/A converter	8-bit	1ch					
Comparator		1ch					
ELC		Link source: 26ch Link destination: 9ch	Link source: 26ch/20ch Link destination: 9ch/7ch			Link source: 20ch Link destination: 7ch	
PCLBUZ		1ch				None	
Self-programming		Yes					
On-chip debug	Trace	Yes					
	Hot plug-in	Yes					
Option byte		Yes					

- Notes**
- The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM, INTP5 and INTCMP0.
 - The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM, INTP5 and INTCMP0, INTP6 and INTTM11H, INTP7 and INTTM13H, INTP8 and INTRTC, INTP9 and INTTM01H.
 - The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM, INTP5 and INTCMP0, INTP6 and INTTM11H, INTP7 and INTTM13H, INTP8 and INTRTC, INTP9 and INTTM01H, INTP10 and INTTM03H.
 - The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM, INTP5 and INTCMP0, INTP6 and INTTM11H, INTP7 and INTTM13H, INTP8 and INTRTC, INTP9 and INTTM01H, INTP10 and INTTM03H, INTP13 and INTCLM.
 - INTP11 and INTLIN0WUP are counted as a single source because using them at the same time is not possible.
 - Both sources in the following pairs are counted as a single source in this number: INTP11 and INTLIN0WUP, INTP12 and INTLIN1WUP.
 - Do not use the XT1 and XT2 pin functions in grade-Y products.

Caution For details, see 1.5 Pin Configurations.

1.3.2 RL78/F13 (CAN and LIN incorporated) Functions List

Table 1-5. RL78/F13 (CAN and LIN incorporated) Functions List

Series Name		R5F10BM	R5F10BL	R5F10BG	R5F10BB	R5F10BA	
Pin Count		80 pins	64 pins	48 pins	32 pins	30 pins	
Code flash		64 to 128KB		32 to 128KB			
Data flash		4KB					
RAM		4 to 8KB		2 to 8KB			
Supply voltage range		2.7 V to 5.5 V					
Maximum operation frequency		32 MHz (grade L), 24 MHz (grade K, grade Y)					
System clock	Main system clock oscillator	Crystal/ceramic/square wave 1 to 20 MHz (operating at 2.7 V to 5.5 V)					
	High-speed on-chip oscillator	Normal high accuracy 32 MHz (typ.)					
	Low-speed on-chip oscillator	For low-speed operation 15 kHz (typ.)					
	Subsystem clock oscillator	32.768 kHz ^{Note 5}			None		
Clock for peripherals	PLL	PLL multiplication factor: x3/x4/x6/x8					
	Low-speed on-chip oscillator	For peripherals other than WDT 15 kHz (typ.)		For WDT 15 kHz (typ.)			
POR		When power supply is rising		1.56 V (typ.)			
		When power supply is falling		1.55 V (typ.)			
LVD	V _{DD} voltage detection	When power supply is rising		2.81 V (typ.) to 4.74 V (typ.) (in 6 steps)			
		When power supply is falling		2.75 V (typ.) to 4.64 V (typ.) (in 6 steps)			
Safety functions	WWDT (window watchdog timer)		Yes				
	Illegal instruction execution detection function		Yes				
	Flash memory CRC operation function		Yes				
	RAM1 bit error correction function		Yes				
	RAM2 bit error detection function		Yes				
	Invalid memory access detection function		Yes				
	Frequency detection function		Yes				
	Clock monitor function		Yes				
	Stack pointer monitor function		Yes				
	I/O port output signal level detection function		Yes				
A/D test function		Yes					
I/O ports	Input/Output	CMOS	68ch	52ch	38ch	25ch	23ch
	Output	CMOS				None	
	Input	Shared with oscillator pins	4ch ^{Note 5}			2ch	
		Input only	1ch				
Power supply pins	For internal circuits		V _{DD} , V _{SS} , REGC				
	For I/O ports		EV _{DD0} , EV _{SS0}		None		
	For analog circuits (AD, DA, COMP)		V _{DD} , V _{SS} (AV _{REFP} , AV _{REFM} : For AD)				
Multiply/divide and multiply-accumulate functions	Multiply		16 bits × 16 bits (signed)				
			16 bits × 16 bits (unsigned)				
	Divide		32 bits ÷ 32 bits (unsigned)				
	Multiply-accumulate		16 bits × 16 bits + 32 bits (signed)				
			16 bits × 16 bits + 32 bits (unsigned)				
Arithmetic instructions (extended instruction set)		Yes					
Vectored interrupt sources	External	14ch ^{Notes 3, 4}		13ch ^{Note 2}		9ch ^{Note 1}	
	Internal	40ch ^{Note 3}		40ch ^{Note 2}		40ch ^{Note 1}	
Key return detection		8ch			6ch		8ch
DTC		37 sources			36 sources		
Timer	TAU	16 bits (8ch + 4ch)					
	RTC	1ch					
	Timer Rj	16 bits × 1					
	Timer Rd	16 bits × 2					
Serial I/F	CSI/simplified I ² C /UART		4ch/4ch/2ch		3ch/3ch/2ch		
	SPI		Yes				
	Multimaster I ² C		1ch			None	
	LIN/UART module (RLIN3)		1ch				
	CAN interface (RS-CAN lite)		1ch				
A/D converter 10-bit SAR	V _{DD}	16ch	16ch	13ch	8ch	10ch	
	EV _{DD}	4ch	3ch	2ch			
	Internal	2ch					
D/A converter	8-bit	None					
Comparator		None					
ELC		None					
PCLBUZ		1ch			None		
Self-programming		Yes					
On-chip debug	Trace	Yes					
	Hot plug-in	Yes					
Option byte		Yes					

(Notes and Caution are listed on the next page.)

- Notes**
1. The following pairs of internal and external sources are each counted as a single source in this number:
INTP4 and INTSPM.
 2. The following pairs of internal and external sources are each counted as a single source in this number:
INTP4 and INTSPM, INTP6 and INTTM11H, INTP7 and INTTM13H, INTP8 and INTRTC, INTP9 and INTTM01H.
 3. The following pairs of internal and external sources are each counted as a single source in this number:
INTP4 and INTSPM, INTP6 and INTTM11H, INTP7 and INTTM13H, INTP8 and INTRTC, INTP9 and INTTM01H, INTP10 and INTTM03H.
 4. INTP11 and INTLIN0WUP are counted as a single source because using them at the same time is not possible.
 5. Do not use the XT1 and XT2 pin functions in grade-Y products.

Caution For details, see 1.5 Pin Configurations.

1.3.3 RL78/F13 (LIN incorporated) Functions List

Table 1-6. RL78/F13 (LIN incorporated) Functions List (1/2)

Series Name		R5F10AM	R5F10AL	R5F10AG	R5F10AB	R5F10AA	R5F10A6	
Pin Count		80 pins	64 pins	48 pins	32 pins	30 pins	20 pins	
Code flash		64 to 128KB	32 to 128KB	16 to 128KB	16 to 64KB			
Data flash		4KB						
RAM		4 to 8KB	2 to 8KB	1 to 8KB	1 to 4KB			
Supply voltage range		2.7 V to 5.5 V						
Maximum operation frequency		32 MHz (grade L), 24 MHz (grade K, grade Y)						
System clock	Main system clock oscillator	Crystal/ceramic/square wave 1 to 20 MHz (operating at 2.7 V to 5.5 V)						
	High-speed on-chip oscillator	Normal high accuracy 32 MHz (typ.)						
	Low-speed on-chip oscillator	For low-speed operation 15 kHz (typ.)						
	Subsystem clock oscillator	32.768 kHz ^{Note 6}				None		
PLL		PLL multiplication factor: $\times 3/\times 4/\times 6/\times 8$						
Clock for peripherals	Low-speed on-chip oscillator	For peripherals other than WDT 15 kHz (typ.)						
		For WDT 15 kHz (typ.)						
POR		When power supply is rising 1.56 V (typ.)						
		When power supply is falling 1.55 V (typ.)						
LVD	V _{DD} voltage detection	When power supply is rising 2.81 V (typ.) to 4.74 V (typ.) (in 6 steps)						
		When power supply is falling 2.75 V (typ.) to 4.64 V (typ.) (in 6 steps)						
Safety functions	WWDT (window watchdog timer)		Yes					
	Illegal instruction execution detection function		Yes					
	Flash memory CRC operation function		Yes					
	RAM1 bit error correction function		Yes					
	RAM2 bit error detection function		Yes					
	Invalid memory access detection function		Yes					
	Frequency detection function		Yes					
	Clock monitor function		Yes					
	Stack pointer monitor function		Yes					
	I/O port output signal level detection function		Yes					
A/D test function		Yes						
I/O ports	Input/Output	CMOS	68ch	52ch	38ch	25ch	23ch	13ch
	Output	CMOS	1ch			None		
	Input	Shared with oscillator pins	4ch ^{Note 6}				2ch	
		Input only	1ch					
Power supply pins	For internal circuits		V _{DD} , V _{SS} , REGC					
	For I/O ports		EV _{DD0} , EV _{SS0}		None			
	For analog circuits (AD, DA, COMP)		V _{DD} , V _{SS} (AV _{REFP} , AV _{REFM} . For AD)					
Multiply/divide and multiply-accumulate functions	Multiply		16 bits \times 16 bits (signed)					
			16 bits \times 16 bits (unsigned)					
	Divide		32 bits \div 32 bits (unsigned)					
	Multiply-accumulate		16 bits \times 16 bits + 32 bits (signed)					
			16 bits \times 16 bits + 32 bits (unsigned)					
Arithmetic instructions (extended instruction set)		Yes						
Vectored interrupt sources	External	Products with at least 96 Kbytes of code flash memory	13ch ^{Note 4, 5}		12ch ^{Note 3}	—		
		Products with up to 64 Kbytes of code flash memory	13ch ^{Note 4, 5}	10ch ^{Note 2}		8ch ^{Note 2}	7ch ^{Note 2}	
	Internal	Products with at least 96 Kbytes of code flash memory	35ch ^{Note 4}		35ch ^{Note 3}	—		
		Products with up to 64 Kbytes of code flash memory	35ch ^{Note 4}	26ch ^{Note 2}				
Key return detection		8ch			6ch	8ch	2ch	
DTC	Products with at least 96 Kbytes of code flash memory		36 sources				—	
	Products with up to 64 Kbytes of code flash memory		36 sources	30 sources		29 sources		28 sources

(Notes and Caution are listed on the next page.)

Table 1-6. RL78/F13 (LIN incorporated) Functions List (2/2)

Series Name		R5F10AM	R5F10AL	R5F10AG	R5F10AB	R5F10AA	R5F10A6	
Pin Count		80 pins	64 pins	48 pins	32 pins	30 pins	20 pins	
TAU	Products with at least 96 Kbytes of code flash memory	16 bits (8ch + 4ch)			—			
	Products with up to 64 Kbytes of code flash memory	16 bits (8ch + 4ch)	16 bits (8ch)					
Timer	RTC	1ch						
	Timer RJ	16 bits × 1 ^{Note 1}						
	Timer RD	16 bits × 2						
Serial I/F	CSI/simplified I ² C /UART	Products with at least 96 Kbytes of code flash memory	4ch/4ch/2ch			—		
		Products with up to 64 Kbytes of code flash memory	4ch/4ch/2ch	2ch/2ch/1ch				
	SPI	Yes						
	Multimaster I ² C	Products with at least 96 Kbytes of code flash memory	1ch			—		
		Products with up to 64 Kbytes of code flash memory	1ch	None				
	LIN/UART module (RLIN3)	1ch						
	CAN interface (RS-CAN lite)	None						
A/D converter 10-bit SAR	V _{DD}	Products with at least 96 Kbytes of code flash memory	16ch	16ch	13ch	—		
		Products with up to 64 Kbytes of code flash memory	16ch	12ch	12ch	8ch	10ch	4ch
	EV _{DD}	Products with at least 96 Kbytes of code flash memory	4ch	3ch	2ch	—		
		Products with up to 64 Kbytes of code flash memory	4ch	None				
	Internal	2ch						
D/A converter	8-bit	None			None			
Comparator	None							
ELC	None							
PCLBUZ	1ch			None				
Self-programming	Yes							
On-chip debug	Trace	Yes						
	Hot plug-in	Yes						
Option byte	Yes							


- Notes**
- The 20-pin products do not have TRJIO0 and TRJO0 pins.
 - The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM.
 - The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM, INTP6 and INTTM11H, INTP7 and INTTM13H, INTP8 and INTRTC, INTP9 and INTTM01H.
 - The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM, INTP6 and INTTM11H, INTP7 and INTTM13H, INTP8 and INTRTC, INTP9 and INTTM01H, INTP10 and INTTM03H.
 - INTP11 and INTLIN0WUP are counted as a single source because using them at the same time is not possible.
 - Do not use the XT1 and XT2 pin functions in grade-Y products.

Caution For details, see 1.5 Pin Configurations.

1.4 Block Diagram

1.4.1 RL78/F14: Block Diagram of R5F10PPn (n = E, F, G, H, J) 100-pin Products


Figure 1-1. Block Diagram



Caution Do not use the XT1 and XT2 pin functions in grade-Y products.


1.4.2 RL78/F14: Block Diagram of R5F10PMn (n = G, H, J) 80-pin Products

Figure 1-2. Block Diagram



1.4.3 RL78/F14: Block Diagram of R5F10PLn (n = G, H, J) 64-pin Products


Figure 1-3. Block Diagram



Cautions 1. Do not use the XT1 and XT2 pin functions in grade-Y products.

1.4.4 RL78/F14: Block Diagram of R5F10PGn (n = G, H, J) 48-pin Products


Figure 1-4. Block Diagram



Caution Do not use the XT1 and XT2 pin functions in grade-Y products.


1.4.5 RL78/F14: Block Diagram of R5F10PMn (n = E, F) 80-pin Products

Figure 1-5. Block Diagram




1.4.6 RL78/F14: Block Diagram of R5F10PLn (n = E, F) 64-pin Products

Figure 1-6. Block Diagram




1.4.7 RL78/F14: Block Diagram of R5F10PGn (n = D, E, F) 48-pin Products

Figure 1-7. Block Diagram




1.4.8 RL78/F14: Block Diagram of R5F10PBn (n = D, E) 32-pin Products

Figure 1-8. Block Diagram




1.4.9 RL78/F14: Block Diagram of R5F10PAn (n = D, E) 30-pin Products

Figure 1-9. Block Diagram




1.4.10 RL78/F13: Block Diagram of R5F10BMn (n = E, F, G) (CAN and LIN incorporated) 80-pin Products

Figure 1-10. Block Diagram




1.4.11 RL78/F13: Block Diagram of R5F10BLn (n = C, D, E, F, G) (CAN and LIN incorporated) 64-pin Products

Figure 1-11. Block Diagram




1.4.12 RL78/F13: Block Diagram of R5F10BGn (n = C, D, E, F, G) (CAN and LIN incorporated) 48-pin Products

Figure 1-12. Block Diagram




1.4.13 RL78/F13: Block Diagram of R5F10BBn (n = C, D, E, F, G) (CAN and LIN incorporated) 32-pin Products

Figure 1-13. Block Diagram




1.4.14 RL78/F13: Block Diagram of R5F10BA_n (n = C, D, E, F, G) (CAN and LIN incorporated) 30-pin Products

Figure 1-14. Block Diagram




1.4.15 RL78/F13: Block Diagram of R5F10AMn (n = E, F, G) (LIN incorporated) 80-pin Products

Figure 1-15. Block Diagram




1.4.16 RL78/F13: Block Diagram of R5F10ALn (n = F, G) (LIN incorporated) 64-pin Products

Figure 1-16. Block Diagram




1.4.17 RL78/F13: Block Diagram of R5F10AGn (n = F, G) (LIN incorporated) 48-pin Products

Figure 1-17. Block Diagram




1.4.18 RL78/F13: Block Diagram of R5F10ALn (n = C, D, E) (LIN incorporated) 64-pin Products

Figure 1-18. Block Diagram




1.4.19 RL78/F13: Block Diagram of R5F10AGn (n = A, C, D, E) (LIN incorporated) 48-pin Products

Figure 1-19. Block Diagram




1.4.20 RL78/F13: Block Diagram of R5F10ABn (n = A, C, D, E) (LIN incorporated) 32-pin Products

Figure 1-20. Block Diagram




1.4.21 RL78/F13: Block Diagram of R5F10AA_n (n = A, C, D, E) (LIN incorporated) 30-pin Products

Figure 1-21. Block Diagram



1.4.22 RL78/F13: Block Diagram of R5F10A6n (n = A, C, D, E) (LIN incorporated) 20-pin Products

Figure 1-22. Block Diagram




1.5 Pin Configurations

1.5.1 RL78/F14 Pin Configuration for 100-pin Products

- RL78/F14: 100-pin Plastic QFP (Fine Pitch) (14 x 14)


Figure 1-23. RL78/F14 Pin Configuration for 100-pin Products



1.5.2 RL78/F14 Pin Configuration for 80-pin Products

- RL78/F14: 80-pin Plastic QFP (Fine Pitch) (12 x 12)


Figure 1-24. RL78/F14 Pin Configuration for 80-pin Products



1.5.3 RL78/F13 Pin Configuration for 80-pin Products

- RL78/F13: 80-pin Plastic QFP (Fine Pitch) (12 x 12)


Figure 1-25. RL78/F13 Pin Configuration for 80-pin Products



1.5.4 RL78/F14 Pin Configuration for 64-pin Products

- RL78/F14: 64-pin Plastic QFP (Fine Pitch) (10 x 10)

Figure 1-26. RL78/F14 Pin Configuration for 64-pin Products




Cautions 1. : Shaded pins are not available in the R5F10PLE or R5F10PLF.
 Note, however, that the functions of pin 63 to which ANI16 is assigned, differ depending on the product, as follows:
 • R5F10PLG, R5F10PLH, R5F10PLJ: P96/ANI16/(KR7)
 • R5F10PLE, R5F10PLF: P96/ANI26/(KR7)
 2. The available pins and functions differ depending on the product. Refer to **CHAPTER 2 PIN FUNCTIONS** for details.
 3. Do not use the XT1 and XT2 pin functions in grade-Y products.

1.5.5 RL78/F13 Pin Configuration for 64-pin Product

- RL78/F13: 64-pin Plastic QFP (Fine Pitch) (10 x 10)

Figure 1-27. RL78/F13 Pin Configuration for 64-pin Products




- Cautions
1. Shaded pins are not available in the RL78/F13 (LIN incorporated) products (R5F10ALC, R5F10ALD, R5F10ALE). CTXD0, CRXD0, (CTXD0), and (CRXD0) pins are not available in the RL78/F13 (LIN incorporated) products (R5F10ALF, R5F10ALG).
 2. The available pins and functions differ depending on the product. Refer to **CHAPTER 2 PIN FUNCTIONS** for details.
 3. Do not use the XT1 and XT2 pin functions in grade-Y products.

1.5.6 RL78/F14 Pin Configuration for 48-pin Products

- RL78/F14: 48-pin Plastic QFP and QFN


Figure 1-28. RL78/F14 Pin Configuration for 48-pin Products



1.5.7 RL78/F13 Pin Configuration for 48-pin Products

- RL78/F13: 48-pin Plastic QFP and QFN


Figure 1-29. RL78/F13 Pin Configuration for 48-pin Products



1.5.8 RL78/F14 Pin Configuration for 32-pin Products

- RL78/F14: 32-pin Plastic QFN


Figure 1-30. RL78/F14 Pin Configuration for 32-pin Product



1.5.9 RL78/F13 Pin Configuration for 32-pin Products

- RL78/F13: 32-pin Plastic QFN


Figure 1-31. RL78/F13 Pin Configuration for 32-pin Products



1.5.10 RL78/F14 Pin Configuration for 30-pin Products

- RL78/F14: 30-pin Plastic SSOP


Figure 1-32. RL78/F14 Pin Configuration for 30-pin Products



1.5.11 RL78/F13 Pin Configuration for 30-pin Products

- RL78/F13: 30-pin Plastic SSOP


Figure 1-33. RL78/F13 Pin Configuration for 30-pin Products



1.5.12 RL78/F13 Pin Configuration for 20-pin Products

- RL78/F13: 20-pin Plastic SSOP

Figure 1-34. RL78/F13 Pin Configuration for 20-pin Products



1.6 Order Information

Tables 1-7 to 1-9 show the order information for RL78/F14, RL78/F13 (CAN and LIN incorporated), and RL78/F13 (LIN incorporated).

Table 1-7. Order Information for RL78/F14

Package	Device	Order Name
30-pin plastic SSOP	Grade L	R5F10PADLSP, R5F10PAELSP
	Grade K	R5F10PADKSP, R5F10PAEKSP
	Grade Y	R5F10PADYSP, R5F10PAEYSP
32-pin plastic VQFN	Grade L	R5F10PBDLNA, R5F10PBELNA
	Grade K	R5F10PBDKNA, R5F10PBKNA
	Grade Y	R5F10PBDYNA, R5F10PBEYNA
48-pin plastic LQFP	Grade L	R5F10PGDCLFB, R5F10PGECLFB, R5F10PGFCLFB, R5F10PGGCLFB, R5F10PGHCLFB, R5F10PGJCLFB
	Grade K	R5F10PGDCKFB, R5F10PGECKFB, R5F10PGFCKFB, R5F10PGGCKFB, R5F10PGHCKFB, R5F10PGJCKFB
	Grade Y	R5F10PGDYFB, R5F10PGEYFB, R5F10PGFYFB, R5F10PGGYFB, R5F10PGHYFB, R5F10PGJYFB
48-pin plastic VQFN	Grade L	R5F10PGDLNA, R5F10PGELNA, R5F10PGFLNA, R5F10PGGLNA, R5F10PGHLNA, R5F10PGJLNA
	Grade K	R5F10PGDKNA, R5F10PGEKNA, R5F10PGFKNA, R5F10PGGKNA, R5F10PGHKNA, R5F10PGJKNA
	Grade Y	R5F10PGDYNA, R5F10PGEYNA, R5F10PGFYNA, R5F10PGGYNA, R5F10PGHYNA, R5F10PGJYNA
64-pin plastic LQFP	Grade L	R5F10PLECLFB, R5F10PLFCLFB, R5F10PLGCLFB, R5F10PLHCLFB, R5F10PLJCLFB
	Grade K	R5F10PLECKFB, R5F10PLFCKFB, R5F10PLGCKFB, R5F10PLHCKFB, R5F10PLJCKFB
	Grade Y	R5F10PLEYFB, R5F10PLFYFB, R5F10PLGYFB, R5F10PLHYFB, R5F10PLJYFB
80-pin plastic LQFP	Grade L	R5F10PMECLFB, R5F10PMFCLFB, R5F10PMGCLFB, R5F10PMHCLFB, R5F10PMJCLFB
	Grade K	R5F10PMECKFB, R5F10PMFCKFB, R5F10PMGCKFB, R5F10PMHCKFB, R5F10PMJCKFB
	Grade Y	R5F10PMEYFB, R5F10PMFYFB, R5F10PMGYFB, R5F10PMHYFB, R5F10PMJYFB
100-pin plastic LQFP	Grade L	R5F10PPECLFB, R5F10PPFCLFB, R5F10PPGCLFB, R5F10PPHCLFB, R5F10PPJCLFB
	Grade K	R5F10PPECKFB, R5F10PPFCKFB, R5F10PPGCKFB, R5F10PPHCKFB, R5F10PPJCKFB
	Grade Y	R5F10PPEYFB, R5F10PPFYFB, R5F10PPGYFB, R5F10PPHYFB, R5F10PPJYFB

Table 1-8. Order Information for RL78/F13 (CAN and LIN incorporated)

Package	Device	Order Name
30-pin plastic SSOP	Grade L	R5F10BACLSP, R5F10BADLSP, R5F10BAELSP, R5F10BAFLSP, R5F10BAGLSP
	Grade K	R5F10BACKSP, R5F10BADKSP, R5F10BAEKSP, R5F10BAFKSP, R5F10BAGKSP
	Grade Y	R5F10BACYSP, R5F10BADYSP, R5F10BAEYSP, R5F10BAFYSP, R5F10BAGYSP
32-pin plastic VQFN	Grade L	R5F10BBCLNA, R5F10BBDLNA, R5F10BBELNA, R5F10BBFLNA, R5F10BBGLNA
	Grade K	R5F10BBCKNA, R5F10BBDKNA, R5F10BBEKNA, R5F10BBFKNA, R5F10BBGKNA
	Grade Y	R5F10BBCYNA, R5F10BBDYNA, R5F10BBEYNA, R5F10BBFYNA, R5F10BBGYNA
48-pin plastic LQFP	Grade L	R5F10BGCCLFB, R5F10BGDCLFB, R5F10BGECLFB, R5F10BGFCLFB, R5F10BGGCLFB
	Grade K	R5F10BGCKFB, R5F10BGDKFB, R5F10BGECKFB, R5F10BGFCKFB, R5F10BGGCKFB
	Grade Y	R5F10BGCYFB, R5F10BGDYFB, R5F10BGEYFB, R5F10BGFYFB, R5F10BGGYFB
48-pin plastic VQFN	Grade L	R5F10BGCLNA, R5F10BGDLNA, R5F10BGELNA, R5F10BGFLNA, R5F10BGGLNA
	Grade K	R5F10BGCKNA, R5F10BGDKNA, R5F10BGEKNA, R5F10BGFKNA, R5F10BGGKNA
	Grade Y	R5F10BGCYNA, R5F10BGDYNA, R5F10BGEYNA, R5F10BGFYNA, R5F10BGGYNA
64-pin plastic LQFP	Grade L	R5F10BLCCCLFB, R5F10BLDCLFB, R5F10BLECLFB, R5F10BLFCLFB, R5F10BLGCLFB
	Grade K	R5F10BLCKFB, R5F10BLDKFB, R5F10BLECKFB, R5F10BLFCKFB, R5F10BLGCKFB
	Grade Y	R5F10BLCYFB, R5F10BLDYFB, R5F10BLEYFB, R5F10BLFYFB, R5F10BLGYFB
80-pin plastic LQFP	Grade L	R5F10BMECLFB, R5F10BMFCLFB, R5F10BMGCLFB
	Grade K	R5F10BMECKFB, R5F10BMFCKFB, R5F10BMGCKFB
	Grade Y	R5F10BMEYFB, R5F10BMFYFB, R5F10BMGYFB

Table 1-9. Order Information for RL78/F13 (LIN incorporated)

Package	Device	Order Name
20-pin plastic SSOP	Grade L	R5F10A6ALSP, R5F10A6CLSP, R5F10A6DLSP, R5F10A6ELSP
	Grade K	R5F10A6AKSP, R5F10A6CKSP, R5F10A6DKSP, R5F10A6EKSP
	Grade Y	R5F10A6AYSP, R5F10A6CYSP, R5F10A6DYSP, R5F10A6EYSP
30-pin plastic SSOP	Grade L	R5F10AAALSP, R5F10AACLSP, R5F10AADLSP, R5F10AAELSP
	Grade K	R5F10AAAKSP, R5F10AACKSP, R5F10AADKSP, R5F10AAEKSP
	Grade Y	R5F10AAAYSP, R5F10AACYSP, R5F10AADYSP, R5F10AAEYSP
32-pin plastic VQFN	Grade L	R5F10ABALNA, R5F10ABCLNA, R5F10ABDLNA, R5F10ABELNA
	Grade K	R5F10ABAKNA, R5F10ABCKNA, R5F10ABDKNA, R5F10ABEKNA
	Grade Y	R5F10ABAYNA, R5F10ABCYNA, R5F10ABDYNA, R5F10ABEYNA
48-pin plastic LQFP	Grade L	R5F10AGACLFB, R5F10AGCCLFB, R5F10AGDCLFB, R5F10AGECLFB, R5F10AGFCLFB, R5F10AGGCLFB
	Grade K	R5F10AGACKFB, R5F10AGCCKFB, R5F10AGDCKFB, R5F10AGECKFB, R5F10AGFCKFB, R5F10AGGCKFB
	Grade Y	R5F10AGAYFB, R5F10AGCYFB, R5F10AGDYFB, R5F10AGEYFB, R5F10AGFYFB, R5F10AGGYFB
48-pin plastic VQFN	Grade L	R5F10AGALNA, R5F10AGCLNA, R5F10AGDLNA, R5F10AGELNA, R5F10AGFLNA, R5F10AGGLNA
	Grade K	R5F10AGAKNA, R5F10AGCKNA, R5F10AGDKNA, R5F10AGEKNA, R5F10AGFKNA, R5F10AGGKNA
	Grade Y	R5F10AGAYNA, R5F10AGCYNA, R5F10AGDYNA, R5F10AGEYNA, R5F10AGFYNA, R5F10AGGYNA
64-pin plastic LQFP	Grade L	R5F10ALCCLFB, R5F10ALDCLFB, R5F10ALECLFB, R5F10ALFCLFB, R5F10ALGCLFB
	Grade K	R5F10ALCCKFB, R5F10ALDCKFB, R5F10ALECKFB, R5F10ALFCKFB, R5F10ALGCKFB
	Grade Y	R5F10ALCYFB, R5F10ALDYFB, R5F10ALEYFB, R5F10ALFYFB, R5F10ALGYFB
80-pin plastic LQFP	Grade L	R5F10AMECLFB, R5F10AMFCLFB, R5F10AMGCLFB
	Grade K	R5F10AMECKFB, R5F10AMFCKFB, R5F10AMGCKFB
	Grade Y	R5F10AMEYFB, R5F10AMFYFB, R5F10AMGYFB

2. PIN FUNCTIONS

2.1 Pin Function List

Pin I/O buffer power supplies depend on the product. Table 2-1 shows the relationship between these power supplies and the pins. EV_{DD} indicates EV_{DD0} and EV_{DD1}.

Table 2-1. Pin I/O Buffer Power Supplies

(1) 20-pin, 30-pin, 32-pin, and 48-pin products

Power Supply	Corresponding Pins
V _{DD}	All pins

(2) 64-pin products

Power Supply	Corresponding Pins
EV _{DD0}	<ul style="list-style-type: none"> Port pins other than P33, P34, P80 to P87, P90 to P96 Note, P121 to P124, and P137
V _{DD}	<ul style="list-style-type: none"> P33, P34, P80 to P87, P90 to P96 Note, P121 to P124, and P137 Pins other than port pins

Note In R5F10PLE, R5F10PLF, R5F10BLC, R5F10BLD, R5F10BLE, R5F10BLF, R5F10BLG, R5F10ALF, and R5F10ALG, the power supply for P96 is EV_{DD0}. In R5F10ALC, R5F10ALD, and R5F10ALE, the power supply for P92 to P97 is EV_{DD0}.

(3) 80-pin products

Power Supply	Corresponding Pins
EV _{DD0}	<ul style="list-style-type: none"> Port pins other than P33, P34, P80 to P87, P90 to P97 Note, P121 to P124, and P137
V _{DD}	<ul style="list-style-type: none"> P33, P34, P80 to P87, P90 to P97 Note, P121 to P124, and P137 Pins other than port pins

Note In R5F10PME, R5F10PMF, R5F10BME, R5F10BMF, R5F10BMG, R5F10AME, R5F10AMF, and R5F10AMG, the power supply for P96 and P97 is EV_{DD0}.

(4) 100-pin products

Power Supply	Corresponding Pins
EV _{DD0} , EV _{DD1}	<ul style="list-style-type: none"> Port pins other than P33, P34, P80 to P87, P90 to P97, P100 to P105, P121 to P124, and P137
V _{DD}	<ul style="list-style-type: none"> P33, P34, P80 to P87, P90 to P97, P100 to P105, P121 to P124, and P137 Pins other than port pins

The products are classified into the following five groups according to the product type, pin count, and code flash memory size.

Group A: RL78/F13 (LIN incorporated) products with 20, 30, 32, 48, or 64 pins and 16 Kbytes to 64 Kbytes of code flash memory

Group B: RL78/F13 (LIN incorporated) products with 48 or 64 pins and 96 Kbytes to 128 Kbytes of code flash memory or with 80 pins and 64 Kbytes to 128 Kbytes of code flash memory

Group C: RL78/F13 (CAN and LIN incorporated) products with 30, 32, 48, 64, or 80 pins and 32 Kbytes to 128 Kbytes of code flash memory

Group D: RL78/F14 products with 30, 32, 48, 64, or 80 pins and 48 Kbytes to 96 Kbytes of code flash memory

Group E: RL78/F14 products with 48, 64, or 80 pins and 128 Kbytes to 256 Kbytes of code flash memory or with 100 pins and 64 Kbytes to 256 Kbytes of code flash memory

This subchapter describes the 100-pin products of RL78/F14 and the 80-pin products of RL78/F13 (CAN and LIN incorporated) as examples.

2.1.1 RL78/F14 100-pin products

(1/2)

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0 Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	(TI05)/(TO05)/INTP9
P01				(TI04)/(TO04)
P02				(TI06)/(TO06)
P03				(RTC1HZ)
P10	I/O	Port 1 Input of P10, P11, P13, P14, P16, and P17 can be set to TTL input buffer. Use of an on-chip pull-up resistor can be specified by a software setting. Output from P10 to P17 can be set to N-ch open-drain output. For input to P10, P11, P13, P14, P16, and P17, the threshold level can be specified.	Input port	TI13/TO13/TRJ00/SCK10/SCL10/LTXD1/CTXD0
P11				TI12/TO12/(TRDIOB0)/SI10/SDA10/RXD1/LRXD1/CRXD0
P12				TI11/TO11/(TRDIOD0)/INTP5/SO10/TXD1/SNZOUT3
P13				TI04/TO04/TRDIOA0/TRDCLK0/SI01/SDA01/LTXD0
P14				TI06/TO06/TRDIOC0/SCK01/SCL01/LRXD0
P15				TI05/TO05/TRDIOA1/(TRDIOA0)/(TRDCLK0)/SO00/TXD0/TOOLTXD/RTC1HZ
P16				TI02/TO02/TRDIOC1/SI00/SDA00/RXD0/TOOLRXD
P17				TI00/TO00/TRDIOB1/SCK00/SCL00/INTP3
P30	I/O	Port 3 Input of P30 can be set to TTL input buffer. P33 and P34 can be set to analog input. For input to P30 to P32, use of an on-chip pull-up resistor can be specified by a software setting. For input to P30, the threshold level can be specified.	Input port	TI01/TO01/TRDIOD1/SSI00/INTP2/SNZOUT0
P31				TI14/TO14/STOPST/(INTP2)
P32				TI16/TO16/INTP7
P33			Analog input port	AVREFP/ANI0
P34			AVREFM/ANI1	
P40	I/O	Port 4 Use of an on-chip pull-up resistor can be specified by a software setting. For input to P43, the threshold level can be specified.	Input port	TOOL0
P41				TI10/TO10/TRJIO0/VCOUT0/SNZOUT2
P42				(LTXD0)
P43				(LRXD0)
P44				(TI07)/(TO07)
P45				(TI10)/(TO10)
P46				(TI12)/(TO12)
P47				INTP13
P50	I/O	Port 5 Input of P54 can be set to TTL input buffer. Use of an on-chip pull-up resistor can be specified by a software setting. For input to P50 and P52 to P54, the threshold level can be specified.	Input port	(SSI01)/(INTP3)
P51				(SO01)/INTP11
P52				(SCK01)/(STOPST)
P53				(SI01)/INTP10
P54				(TI11)/(TO11)/SSI10
P55				(TI13)/(TO13)
P56				(TI15)/(TO15)/(SNZOUT1)
P57				(TI17)/(TO17)/(SNZOUT0)
P60	I/O	Port 6 Input of P62 and P63 can be set to TTL input buffer. Use of an on-chip pull-up resistor can be specified by a software setting. Output from P60 to P63 can be set to N-ch open-drain output. For input to P60 to P63, the threshold level can be specified.	Input port	(SCK00)/(SCL00)
P61				(SI00)/(SDA00)/(RXD0)
P62				(SO00)/(TXD0)/SCLA0
P63				(SSI00)/SDAA0
P64				(TI14)/(TO14)/(SNZOUT3)
P65				(TI16)/(TO16)/(SNZOUT2)
P66				(TI00)/(TO00)
P67				(TI02)/(TO02)

Remark Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection registers (PIOR). Only the STOPST function of P52 can be assigned via settings in the STOP status output control register (STPSTC).

(2/2)

Function Name	I/O	Function	After Reset	Alternate Function
P70	I/O	Port 7 Input of P70, P71, and P73 can be set to TTL input buffer. P70 to P74 can be set to analog input. Use of an on-chip pull-up resistor can be specified by a software setting. Output from P70 to P72 can be set to N-ch open-drain output. For input to P70, P71, P73, and P75 to P77, the threshold level can be specified.	Analog input port	ANI26/KR0/TI15/TO15/INTP8/SI11/SDA11/SNZOUT4
P71				ANI27/KR1/TI17/TO17/INTP6/SCK11/SCL11/SNZOUT5
P72				ANI28/KR2/(CTXD0)/SO11/SNZOUT6
P73				ANI29/KR3/(CRXD0)/SSI11/SNZOUT7
P74			ANI30/KR4/(SO10)/(TXD1)	
P75			Input port	KR5/(SI10)/(RXD1)
P76				KR6/(SCK10)
P77				KR7/(SSI10)/INTP12
P80	I/O	Port 8 P80 to P87 can be set to analog input.	Analog input port	ANI2/AN00
P81				ANI3/IVCMP00
P82				ANI4/IVCMP01
P83				ANI5/IVCMP02
P84				ANI6/IVCMP03
P85				ANI7/IVREF0
P86				ANI8
P87				ANI9
P90	I/O	Port 9 P90 to P97 can be set to analog input.	Analog input port	ANI10
P91				ANI11
P92				ANI12
P93				ANI13
P94				ANI14
P95				ANI15
P96				ANI16
P97				ANI17
P100	I/O	Port 10 P100 to P105 can be set to analog input. For P106 and P107, use of an on-chip pull-up resistor can be specified by a software setting. For input to P107, the threshold level can be specified.	Analog input port	ANI18
P101				ANI19
P102				ANI20
P103				ANI21
P104				ANI22
P105				ANI23
P106			Input port	(LTXD1)
P107				(LRXD1)
P120	I/O	Port 12 Input of P125 can be set to TTL input buffer. P120 and P125 can be set to analog input.	Analog input port	ANI25/TI07/TO07/TRDIOD0/SO01/INTP4
P121			Input port	X1
P122	X2/EXCLK			
P123	XT1			
P124	I/O	For P120 and P125 to P127, use of an on-chip pull-up resistor can be specified by a software setting. Output from P120 can be set to N-ch open-drain output. For input to P125, the threshold level can be specified.	Analog input port	ANI24/TI03/TO03/TRDIOD0/SSI01/INTP1/SNZOUT1
P125				Input port
P126			(TI03)/(TO03)	
P127				
P130	Output	Port 13	Output port	RESOUT
P137	Input		Input port	INTP0
P140	I/O	Port 14 Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	PCLBUZ0
P150	I/O	Port 15 Use of an on-chip pull-up resistor can be specified by a software setting. For input to P150, P152, and P153, the threshold level can be specified.	Input port	(SSI11)
P151				(SO11)
P152				(SI11)
P153				(SCK11)
P154				(SNZOUT7)
P155				(SNZOUT6)
P156				(SNZOUT5)
P157				(SNZOUT4)

Remark Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection registers (PIOR).

2.1.2 RL78/F13 (CAN and LIN incorporated) 80-pin products

(1/2)

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0 Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	(TI05)/(TO05)/INTP9
P01				(TI04)/(TO04)
P02				(TI06)/(TO06)
P10	I/O	Port 1 Input of P10, P11, P13, P14, P16, and P17 can be set to TTL input buffer. Use of an on-chip pull-up resistor can be specified by a software setting. Output from P10 to P17 can be set to N-ch open-drain output. For input to P10, P11, P13, P14, P16, and P17, the threshold level can be specified.	Input port	TI13/TO13/TRJ00/SCK10/SCL10/CTXD0
P11				TI12/TO12/(TRDIOB0)/SI10/SDA10/RXD1/CRXD0
P12				TI11/TO11/(TRDIOD0)/INTP5/SO10/TXD1/SNZOUT3
P13				TI04/TO04/TRDIOA0/TRDCLK0/SI01/SDA01/LTXD0
P14				TI06/TO06/TRDIOC0/SCK01/SCL01/LRXD0
P15				TI05/TO05/TRDIOA1/(TRDIOA0)/(TRDCLK0)/SO00/TXD0/TOOLTXD/RTC1HZ
P16				TI02/TO02/TRDIOC1/SI00/SDA00/RXD0/TOOLRXD
P17				TI00/TO00/TRDIOB1/SCK00/SCL00/INTP3
P30	I/O	Port 3 Input of P30 can be set to TTL input buffer. P33 and P34 can be set to analog input. For input to P30 to P32, use of an on-chip pull-up resistor can be specified by a software setting. For input to P30, the threshold level can be specified.	Input port	TI01/TO01/TRDIOD1/SSI00/INTP2/SNZOUT0
P31				STOPST/(INTP2)
P32				INTP7
P33			Analog input port	AVREFP/ANI0
P34			AVREFM/ANI1	
P40	I/O	Port 4 Use of an on-chip pull-up resistor can be specified by a software setting. For input to P43, the threshold level can be specified.	Input port	TOOL0
P41				TI10/TO10/TRJIO0/SNZOUT2
P42				(LTXD0)
P43				(LRXD0)
P44				(TI07)/(TO07)
P45				(TI10)/(TO10)
P46				(TI12)/(TO12)
P47				—
P50	I/O	Port 5 Use of an on-chip pull-up resistor can be specified by a software setting. For input to P50 and P52 to P54, the threshold level can be specified. Input of P54 can be set to TTL input buffer.	Input port	(SSI01)/(INTP3)
P51				(SO01)/INTP11
P52				(SCK01)/(STOPST)
P53				(SI01)/INTP10
P54				(TI11)/(TO11)/SSI10
P55				(TI13)/(TO13)
P56				(SNZOUT1)
P57				(SNZOUT0)
P60	I/O	Port 6 Input of P62 and P63 can be set to TTL input buffer. Use of an on-chip pull-up resistor can be specified by a software setting. Output from P60 to P63 can be set to N-ch open-drain output. For input to P60 to P63, the threshold level can be specified.	Input port	(SCK00)/(SCL00)
P61				(SI00)/(SDA00)/(RXD0)
P62				(SO00)/(TXD0)/SCLA0
P63				(SSI00)/SDAA0
P64				(SNZOUT3)
P65				(SNZOUT2)
P66				(TI00)/(TO00)
P67				(TI02)/(TO02)

Remark Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection registers (PIOR). Only the STOPST function of P52 can be assigned via settings in the STOP status output control register (STPSTC).

(2/2)

Function Name	I/O	Function	After Reset	Alternate Function
P70	I/O	Port 7 Input of P70, P71, and P73 can be set to TTL input buffer. Use of an on-chip pull-up resistor can be specified by a software setting. Output from P70 to P72 can be set to N-ch open-drain output. For input to P70, P71, P73, and P75 to P77, the threshold level can be specified.	Input port	KR0/INTP8/SI11/SDA11/ SNZOUT4
P71				KR1/INTP6/SCK11/SCL11/ SNZOUT5
P72				KR2/(CTXD0)/SO11/SNZOUT6
P73				KR3/(CRXD0)/SSI11/SNZOUT7
P74				KR4/(SO10)/(TXD1)
P75				KR5/(SI10)/(RXD1)
P76				KR6/(SCK10)
P77				KR7/(SSI10)
P80	I/O	Port 8 P80 to P87 can be set to analog input.	Analog input port	ANI2
P81				ANI3
P82				ANI4
P83				ANI5
P84				ANI6
P85				ANI7
P86				ANI8
P87				ANI9
P90	I/O	Port 9 P90 to P97 can be set to analog input. For P96 and P97, use of an on-chip pull-up resistor can be specified by a software setting.	Analog input port	ANI10
P91				ANI11
P92				ANI12
P93				ANI13
P94				ANI14
P95				ANI15
P96				ANI26
P97				ANI27
P120	I/O	Port 12 Input of P125 can be set to TTL input buffer. P120 and P125 can be set to analog input. For P120, P125, and P126, use of an on-chip pull-up resistor can be specified by a software setting. Output from P120 can be set to N-ch open-drain output. For input to P125, the threshold level can be specified.	Analog input port	ANI25/TI07/TO07/TRDIOD0/ SO01/INTP4
P121	Input		Input port	X1
P122				X2/EXCLK
P123				XT1
P124				XT2/EXCLKS
P125	I/O		Analog input port	ANI24/TI03/TO03/TRDIOD0/ SSI01/INTP1/SNZOUT1
P126				Input port
P130	Output		Port 13	Output port
P137	Input	Input port		INTP0
P140	I/O	Port 14 Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	PCLBUZ0

Remark Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection registers (PIOR).

2.1.3 RL78/F13 (LIN incorporated) 80-pin products

(1/2)

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0 Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	(TI05)/(TO05)/INTP9
P01				(TI04)/(TO04)
P02				(TI06)/(TO06)
P10	I/O	Port 1 Input of P10, P11, P13, P14, P16, and P17 can be set to TTL input buffer. Use of an on-chip pull-up resistor can be specified by a software setting. Output from P10 to P17 can be set to N-ch open-drain output. For input to P10, P11, P13, P14, P16, and P17, the threshold level can be specified.	Input port	TI13/TO13/TRJ00/SCK10/SCL10
P11				TI12/TO12/(TRDIOB0)/SI10/ SDA10/RXD1
P12				TI11/TO11/(TRDIOD0)/INTP5/ SO10/TXD1/SNZOUT3
P13				TI04/TO04/TRDIOA0/TRDCLK0/ SI01/SDA01/LTXD0
P14				TI06/TO06/TRDIOC0/SCK01/ SCL01/LRXD0
P15				TI05/TO05/TRDIOA1/(TRDIOA0)/ (TRDCLK0)/SO00/TXD0/ TOOLTXD/RTC1HZ
P16				TI02/TO02/TRDIOC1/SI00/ SDA00/RXD0/TOOLRXD
P17				TI00/TO00/TRDIOB1/SCK00/ SCL00/INTP3
P30	I/O	Port 3 Input of P30 can be set to TTL input buffer. P33 and P34 can be set to analog input. For input to P30 to P32, use of an on-chip pull-up resistor can be specified by a software setting. For input to P30, the threshold level can be specified.	Input port	TI01/TO01/TRDIOD1/SSI00/ INTP2/SNZOUT0
P31				STOPST/(INTP2)
P32				INTP7
P33			Analog input port	AVREFP/ANI0
P34			AVREFM/ANI1	
P40	I/O	Port 4 Use of an on-chip pull-up resistor can be specified by a software setting. For input to P43, the threshold level can be specified.	Input port	TOOL0
P41				TI10/TO10/TRJIO0/SNZOUT2
P42				(LTXD0)
P43				(LRXD0)
P44				(TI07)/(TO07)
P45				(TI10)/(TO10)
P46				(TI12)/(TO12)
P47				—
P50	I/O	Port 5 Use of an on-chip pull-up resistor can be specified by a software setting. For input to P50 and P52 to P54, the threshold level can be specified. Input of P54 can be set to TTL input buffer.	Input port	(SSI01)/(INTP3)
P51				(SO01)/INTP11
P52				(SCK01)/(STOPST)
P53				(SI01)/INTP10
P54				(TI11)/(TO11)/SSI10
P55				(TI13)/(TO13)
P56				(SNZOUT1)
P57				(SNZOUT0)
P60	I/O	Port 6 Input of P62 and P63 can be set to TTL input buffer. Use of an on-chip pull-up resistor can be specified by a software setting. Output from P60 to P63 can be set to N-ch open-drain output. For input to P60 to P63, the threshold level can be specified.	Input port	(SCK00)/(SCL00)
P61				(SI00)/(SDA00)/(RXD0)
P62				(SO00)/(TXD0)/SCLA0
P63				(SSI00)/SDAA0
P64				(SNZOUT3)
P65				(SNZOUT2)
P66				(TI00)/(TO00)
P67				(TI02)/(TO02)

Remark Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection registers (PIOR). Only the STOPST function of P52 can be assigned via settings in the STOP status output control register (STPSTC).

(2/2)

Function Name	I/O	Function	After Reset	Alternate Function
P70	I/O	Port 7 Input of P70, P71, and P73 can be set to TTL input buffer. Use of an on-chip pull-up resistor can be specified by a software setting. Output from P70 to P72 can be set to N-ch open-drain output. For input to P70, P71, P73, and P75 to P77, the threshold level can be specified.	Input port	KR0/INTP8/SI11/SDA11/SNZOUT4
P71				KR1/INTP6/ $\overline{\text{SCK11}}$ /SCL11/SNZOUT5
P72				KR2/SO11/SNZOUT6
P73				KR3/ $\overline{\text{SSI11}}$ /SNZOUT7
P74				KR4/(SO10)/(TXD1)
P75				KR5/(SI10)/(RXD1)
P76				KR6/($\overline{\text{SCK10}}$)
P77				KR7/($\overline{\text{SSI10}}$)
P80	I/O	Port 8 P80 to P87 can be set to analog input.	Analog input port	ANI2
P81				ANI3
P82				ANI4
P83				ANI5
P84				ANI6
P85				ANI7
P86				ANI8
P87				ANI9
P90	I/O	Port 9 P90 to P97 can be set to analog input. For P96 and P97, use of an on-chip pull-up resistor can be specified by a software setting.	Analog input port	ANI10
P91				ANI11
P92				ANI12
P93				ANI13
P94				ANI14
P95				ANI15
P96				ANI26
P97				ANI27
P120	I/O	Port 12 Input of P125 can be set to TTL input buffer. P120 and P125 can be set to analog input. For P120, P125, and P126, use of an on-chip pull-up resistor can be specified by a software setting. Output from P120 can be set to N-ch open-drain output. For input to P125, the threshold level can be specified.	Analog input port	ANI25/TI07/TO07/TRDIOD0/SO01/INTP4
P121				Input port
P122			X2/EXCLK	
P123			XT1	
P124			XT2/EXCLKS	
P125			Analog input port	ANI24/TI03/TO03/TRDIOD0/ $\overline{\text{SSI01}}$ /INTP1/SNZOUT1
P126			Input port	(TI01)/(TO01)
P130	Output	Port 13	Output port	RESOUT
P137	Input		Input port	INTP0
P140	I/O	Port 14 Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	PCLBUZ0

Remark Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection registers (PIOR).

2.1.4 Pins for each product (pins other than port pins)

This subchapter shows the pins other than the ports shown in tables 2-2 to 2-4 for each product.

√ indicates the pin that is provided in the product and — indicates the pin that is not provided.

Table 2-2. List of RL78/F14 Pins Other than Port Pins (1/5)

Pin Function	I/O	Function	Pin Count					
			100-pin	80-pin	64-pin	48-pin	32-pin	30-pin
ANI0	Input	A/D converter analog input (V _{DD} connection)	√	√	√	√	√	√
ANI1	Input		√	√	√	√	√	√
ANI2	Input		√	√	√	√	√	√
ANI3	Input		√	√	√	√	√	√
ANI4	Input		√	√	√	√	√	√
ANI5	Input		√	√	√	√	√	√
ANI6	Input		√	√	√	√	√	√
ANI7	Input		√	√	√	√	√	√
ANI8	Input		√	√	√	√	—	√
ANI9	Input		√	√	√	√	—	√
ANI10	Input		√	√	√	√	—	—
ANI11	Input		√	√	√	√	—	—
ANI12	Input		√	√	√	√	—	—
ANI13	Input		√	√	√	—	—	—
ANI14	Input		√	√	√	—	—	—
ANI15	Input		√	√	√	—	—	—
ANI16	Input		√	√ Note 1	√ Note 1	—	—	—
ANI17	Input		√	√ Note 1	—	—	—	—
ANI18	Input		√	—	—	—	—	—
ANI19	Input		√	—	—	—	—	—
ANI20	Input		√	—	—	—	—	—
ANI21	Input		√	—	—	—	—	—
ANI22	Input		√	—	—	—	—	—
ANI23	Input	√	—	—	—	—	—	
ANI24	Input	A/D converter analog input (E _V _{DD} connection)	√	√	√	√	√	√
ANI25	Input		√	√	√	√	√	√
ANI26	Input		√	√	√	√ Note 1	—	—
ANI27	Input		√	√	—	√ Note 1	—	—
ANI28	Input		√	√ Note 1	—	√ Note 1	—	—
ANI29	Input		√	√ Note 1	—	—	—	—
ANI30	Input		√	√ Note 1	—	—	—	—
IVCMP00	Input	Comparator analog voltage input	√	√	√	√	√	√
IVCMP01	Input		√	√	√	√	√	√
IVCMP02	Input		√	√	√	√	√	√
IVCMP03	Input		√	√	√	√	√	√
IVREF0	Input	Comparator reference voltage input	√	√	√	√	√	√

Note 1. Provided only in Group E products.

Table 2-2. List of RL78/F14 Pins Other than Port Pins (2/5)

Pin Function	I/O	Function	Pin Count					
			100-pin	80-pin	64-pin	48-pin	32-pin	30-pin
KR0	Input	Key interrupt input	√	√	√	√	√	√
KR1	Input		√	√	√	√	√	√
KR2	Input		√	√	√	√	√	√
KR3	Input		√	√	√	√	√	√
KR4	Input		√	√	√	√	√	√
KR5	Input		√	√	√	√	√	√
KR6	Input		√	√	√	√	—	√
KR7	Input		√	√	√	√	—	√
ANO0	Output	D/A converter output	√	√	√	√	√	√
VCOUT0	Output	Comparator output	√	√	√	√	√	√
TI00	Input	16-bit timer 00 input	√	√	√	√	√	√
TI01	Input	16-bit timer 01 input (8-bit mode available)	√	√	√	√	√	√
TI02	Input	16-bit timer 02 input	√	√	√	√	√	√
TI03	Input	16-bit timer 03 input (8-bit mode available)	√	√	√	√	√	√
TI04	Input	16-bit timer 04 input	√	√	√	√	√	√
TI05	Input	16-bit timer 05 input	√	√	√	√	√	√
TI06	Input	16-bit timer 06 input	√	√	√	√	√	√
TI07	Input	16-bit timer 07 input	√	√	√	√	√	√
TI10	Input	16-bit timer 10 input	√	√	√	√	√	√
TI11	Input	16-bit timer 11 input (8-bit mode available)	√	√	√	√	√	√
TI12	Input	16-bit timer 12 input	√	√	√	√	√	√
TI13	Input	16-bit timer 13 input (8-bit mode available)	√	√	√	√	√	√
TI14	Input	16-bit timer 14 input	√	√ Note 1	√ Note 1	√ Note 1	—	—
TI15	Input	16-bit timer 15 input	√	√ Note 1	√ Note 1	√ Note 1	—	—
TI16	Input	16-bit timer 16 input	√	√ Note 1	√ Note 1	√ Note 1	—	—
TI17	Input	16-bit timer 17 input	√	√ Note 1	√ Note 1	√ Note 1	—	—
TO00	Output	16-bit timer 00 output	√	√	√	√	√	√
TO01	Output	16-bit timer 01 output (8-bit mode available)	√	√	√	√	√	√
TO02	Output	16-bit timer 02 output	√	√	√	√	√	√
TO03	Output	16-bit timer 03 output (8-bit mode available)	√	√	√	√	√	√
TO04	Output	16-bit timer 04 output	√	√	√	√	√	√
TO05	Output	16-bit timer 05 output	√	√	√	√	√	√
TO06	Output	16-bit timer 06 output	√	√	√	√	√	√
TO07	Output	16-bit timer 07 output	√	√	√	√	√	√
TO10	Output	16-bit timer 10 output	√	√	√	√	√	√
TO11	Output	16-bit timer 11 output (8-bit mode available)	√	√	√	√	√	√
TO12	Output	16-bit timer 12 output	√	√	√	√	√	√
TO13	Output	16-bit timer 13 output (8-bit mode available)	√	√	√	√	√	√
TO14	Output	16-bit timer 14 output	√	√ Note 1	√ Note 1	√ Note 1	—	—
TO15	Output	16-bit timer 15 output	√	√ Note 1	√ Note 1	√ Note 1	—	—
TO16	Output	16-bit timer 16 output	√	√ Note 1	√ Note 1	√ Note 1	—	—
TO17	Output	16-bit timer 17 output	√	√ Note 1	√ Note 1	√ Note 1	—	—

Note 1. Provided only in Group E products.

Table 2-2. List of RL78/F14 Pins Other than Port Pins (3/5)

Pin Function	I/O	Function	Pin Count					
			100-pin	80-pin	64-pin	48-pin	32-pin	30-pin
TRJIO0	I/O	Timer RJ input/output	√	√	√	√	√	√
TRJO0	Output	Timer RJ output	√	√	√	√	√	√
TRDCLK0	Input	Timer RD external clock input	√	√	√	√	√	√
TRDIOA0	I/O	Timer RD0 input/output	√	√	√	√	√	√
TRDIOB0	I/O		√	√	√	√	√	√
TRDIOC0	I/O		√	√	√	√	√	√
TRDIOD0	I/O		√	√	√	√	√	√
TRDIOA1	I/O	Timer RD1 input/output	√	√	√	√	√	√
TRDIOB1	I/O		√	√	√	√	√	√
TRDIOC1	I/O		√	√	√	√	√	√
TRDIOD1	I/O		√	√	√	√	√	√
RXD0	Input	Serial data input to UART0	√	√	√	√	√	√
RXD1	Input	Serial data input to UART1	√	√	√	√	√	√
TXD0	Output	Serial data output from UART0	√	√	√	√	√	√
TXD1	Output	Serial data output from UART1	√	√	√	√	√	√
SCLA0	I/O	Clock input/output for IICA0	√	√	√	√	√	—
SCL00	Output	Clock output from simplified I ² C	√	√	√	√	√	√
SCL01	Output		√	√	√	√	√	√
SCL10	Output		√	√	√	√	√	√
SCL11	Output		√	√	√	√	—	—
SDAA0	I/O	Serial data input/output for IICA0	√	√	√	√	√	—
SDA00	I/O	Serial data input/output for simplified I ² C	√	√	√	√	√	√
SDA01	I/O		√	√	√	√	√	√
SDA10	I/O		√	√	√	√	√	√
SDA11	I/O		√	√	√	√	—	—
$\overline{\text{SCK00}}$	I/O	Clock input/output for CSI00	√	√	√	√	√	√
$\overline{\text{SCK01}}$	I/O	Clock input/output for CSI01	√	√	√	√	√	√
$\overline{\text{SCK10}}$	I/O	Clock input/output for CSI10	√	√	√	√	√	√
$\overline{\text{SCK11}}$	I/O	Clock input/output for CSI11	√	√	√	√	—	—
SI00	Input	Serial data input to CSI00	√	√	√	√	√	√
SI01	Input	Serial data input to CSI01	√	√	√	√	√	√
SI10	Input	Serial data input to CSI10	√	√	√	√	√	√
SI11	Input	Serial data input to CSI11	√	√	√	√	—	—
SO00	Output	Serial data output from CSI00	√	√	√	√	√	√
SO01	Output	Serial data output from CSI01	√	√	√	√	√	√
SO10	Output	Serial data output from CSI10	√	√	√	√	√	√
SO11	Output	Serial data output from CSI11	√	√	√	√	—	—
$\overline{\text{SSI00}}$	Input	Slave select input to CSI00 (SPI00)	√	√	√	√	√	√
$\overline{\text{SSI01}}$	Input	Slave select input to CSI01 (SPI01)	√	√	√	√	√	√
$\overline{\text{SSI10}}$	Input	Slave select input to CSI10 (SPI10)	√	√	√	—	—	—
$\overline{\text{SSI11}}$	Input	Slave select input to CSI11 (SPI11)	√	√	√	√	—	—
CRXD0	Input	Serial data input to CAN	√	√	√	√	√	√
CTXD0	Output	Serial data output from CAN	√	√	√	√	√	√

Table 2-2. List of RL78/F14 Pins Other than Port Pins (4/5)

Pin Function	I/O	Function	Pin Count					
			100-pin	80-pin	64-pin	48-pin	32-pin	30-pin
LRXD0	Input	Serial data input to LIN	√	√	√	√	√	√
LRXD1	Input		√	√ Note 1	√ Note 1	√ Note 1	—	—
LTXD0	Output	Serial data output from LIN	√	√	√	√	√	√
LTXD1	Output		√	√ Note 1	√ Note 1	√ Note 1	—	—
INTP0	Input	External interrupt input	√	√	√	√	√	√
INTP1	Input		√	√	√	√	√	√
INTP2	Input		√	√	√	√	√	√
INTP3	Input		√	√	√	√	√	√
INTP4	Input		√	√	√	√	√	√
INTP5	Input		√	√	√	√	√	√
INTP6	Input		√	√	√	√	—	—
INTP7	Input		√	√	√	√	—	—
INTP8	Input		√	√	√	√	—	—
INTP9	Input		√	√	√	√	—	—
INTP10	Input		√	√	√	—	—	—
INTP11	Input		√	√	√	—	—	—
INTP12	Input		√	√ Note 1	√ Note 1	—	—	—
INTP13	Input		√	√ Note 1	—	—	—	—
PCLBUZ0	Output	Clock output/buzzer output 0	√	√	√	√	—	—
RESOUT	Output	Reset output	√	√	√	√	—	—
STOPST	Output	STOP status output	√	√	√	√	—	—
SNZOUT0	Output	SNOOZE status output	√	√	√	√	√	√
SNZOUT1	Output		√	√	√	√	√	√
SNZOUT2	Output		√	√	√	√	√	√
SNZOUT3	Output		√	√	√	√	√	√
SNZOUT4	Output		√	√	√	√	—	—
SNZOUT5	Output		√	√	√	√	—	—
SNZOUT6	Output		√	√	√	√	—	—
SNZOUT7	Output		√	√	√	√	—	—
RTC1HZ	Output	Real-time clock correction clock (1 Hz) output	√	√	√	√	√	√
EXCLK	Input	External clock input for main system clock	√	√	√	√	√	√
EXCLKS	Input	External clock input for subsystem clock	√	√	√	√	—	—
X1	—	Resonator connection for main system clock	√	√	√	√	√	√
X2	—		√	√	√	√	√	√
XT1 ^{Note 3}	—	Resonator connection for subsystem clock	√	√	√	√	—	—
XT2 ^{Note 3}	—		√	√	√	√	—	—
RESET	Input	External reset input	√	√	√	√	√	√
REGC	—	Regulator output stabilization capacitance connection for internal operation. Connect to Vss via the capacitor (0.47 to 1 μF).	√	√	√	√	√	√
VDD	—	Positive power supply for the P33, P34, P80 to P87, P90 to P97 ^{Note 2} , P100 to P105, P121 to P124, P137, and RESET pins	√	√	√	√	√	√

Notes 1. Provided only in Group E products.

2. In products of Groups A to D, the positive power supply for P96 and P97 is EV_{DD0}.

3. Do not use the XT1 and XT2 pin functions in grade-Y products.

Table 2-2. List of RL78/F14 Pins Other than Port Pins (5/5)

Pin Function	I/O	Function	Pin Count					
			100-pin	80-pin	64-pin	48-pin	32-pin	30-pin
EVDD0	—	Positive power supply for the pins that are not connected to V _{DD}	√	√	√	—	—	—
EVDD1	—		√	—	—	—	—	—
AVREFP	Input	A/D converter reference voltage (+ side) input	√	√	√	√	√	√
AVREFM	Input	A/D converter reference voltage (- side) input	√	√	√	√	√	√
V _{SS}	—	Ground potential for the P33, P34, P80 to P87, P90 to P97, P100 to P105, P121 to P124, P137, and $\overline{\text{RESET}}$ pins	√	√	√	√	√	√
EVSS0	—	Ground potential for the pins that are not connected to V _{SS}	√	√	√	—	—	—
EVSS1	—		√	—	—	—	—	—
TOOLRXD	Input	UART reception pin for the external device connection used during flash memory programming	√	√	√	√	√	√
TOOLTXD	Output	UART transmission pin for the external device connection used during flash memory programming	√	√	√	√	√	√
TOOL0	I/O	Data input/output for flash memory programmer/debugger	√	√	√	√	√	√

Table 2-3. List of RL78/F13 (CAN and LIN incorporated) Pins Other than Port Pins (1/4)

Pin Function	I/O	Function	Pin Count				
			80-pin	64-pin	48-pin	32-pin	30-pin
ANI0	Input	A/D converter analog input (V _{DD} connection)	√	√	√	√	√
ANI1	Input		√	√	√	√	√
ANI2	Input		√	√	√	√	√
ANI3	Input		√	√	√	√	√
ANI4	Input		√	√	√	√	√
ANI5	Input		√	√	√	√	√
ANI6	Input		√	√	√	√	√
ANI7	Input		√	√	√	√	√
ANI8	Input		√	√	√	—	√
ANI9	Input		√	√	√	—	√
ANI10	Input		√	√	√	—	—
ANI11	Input		√	√	√	—	—
ANI12	Input		√	√	√	—	—
ANI13	Input		√	√	—	—	—
ANI14	Input		√	√	—	—	—
ANI15	Input	√	√	—	—	—	
ANI24	Input	A/D converter analog input (EV _{DD} connection)	√	√	√	√	√
ANI25	Input		√	√	√	√	√
ANI26	Input		√	√	—	—	—
ANI27	Input		√	—	—	—	—
KR0	Input	Key interrupt input	√	√	√	√	√
KR1	Input		√	√	√	√	√
KR2	Input		√	√	√	√	√
KR3	Input		√	√	√	√	√
KR4	Input		√	√	√	√	√
KR5	Input		√	√	√	√	√
KR6	Input		√	√	√	—	√
KR7	Input		√	√	√	—	√
TI00	Input	16-bit timer 00 input	√	√	√	√	√
TI01	Input	16-bit timer 01 input (8-bit mode available)	√	√	√	√	√
TI02	Input	16-bit timer 02 input	√	√	√	√	√
TI03	Input	16-bit timer 03 input (8-bit mode available)	√	√	√	√	√
TI04	Input	16-bit timer 04 input	√	√	√	√	√
TI05	Input	16-bit timer 05 input	√	√	√	√	√
TI06	Input	16-bit timer 06 input	√	√	√	√	√
TI07	Input	16-bit timer 07 input	√	√	√	√	√
TI10	Input	16-bit timer 10 input	√	√	√	√	√
TI11	Input	16-bit timer 11 input (8-bit mode available)	√	√	√	√	√
TI12	Input	16-bit timer 12 input	√	√	√	√	√
TI13	Input	16-bit timer 13 input (8-bit mode available)	√	√	√	√	√
TO00	Output	16-bit timer 00 output	√	√	√	√	√
TO01	Output	16-bit timer 01 output (8-bit mode available)	√	√	√	√	√

Table 2-3. List of RL78/F13 (CAN and LIN incorporated) Pins Other than Port Pins (2/4)

Pin Function	I/O	Function	Pin Count				
			80-pin	64-pin	48-pin	32-pin	30-pin
TO02	Output	16-bit timer 02 output	√	√	√	√	√
TO03	Output	16-bit timer 03 output (8-bit mode available)	√	√	√	√	√
TO04	Output	16-bit timer 04 output	√	√	√	√	√
TO05	Output	16-bit timer 05 output	√	√	√	√	√
TO06	Output	16-bit timer 06 output	√	√	√	√	√
TO07	Output	16-bit timer 07 output	√	√	√	√	√
TO10	Output	16-bit timer 10 output	√	√	√	√	√
TO11	Output	16-bit timer 11 output (8-bit mode available)	√	√	√	√	√
TO12	Output	16-bit timer 12 output	√	√	√	√	√
TO13	Output	16-bit timer 13 output (8-bit mode available)	√	√	√	√	√
TRJIO0	I/O	Timer RJ input/output	√	√	√	√	√
TRJO0	Output	Timer RJ output	√	√	√	√	√
TRDCLK0	Input	Timer RD external clock input	√	√	√	√	√
TRDIOA0	I/O	Timer RD0 input/output	√	√	√	√	√
TRDIOB0	I/O		√	√	√	√	√
TRDIOC0	I/O		√	√	√	√	√
TRDIOD0	I/O		√	√	√	√	√
TRDIOA1	I/O	Timer RD1 input/output	√	√	√	√	√
TRDIOB1	I/O		√	√	√	√	√
TRDIOC1	I/O		√	√	√	√	√
TRDIOD1	I/O		√	√	√	√	√
RXD0	Input	Serial data input to UART0	√	√	√	√	√
RXD1	Input	Serial data input to UART1	√	√	√	√	√
TXD0	Output	Serial data output from UART0	√	√	√	√	√
TXD1	Output	Serial data output from UART1	√	√	√	√	√
SCLA0	I/O	Clock input/output for IICA0	√	√	√	√	—
SCL00	Output	Clock output from simplified I ² C	√	√	√	√	√
SCL01	Output		√	√	√	√	√
SCL10	Output		√	√	√	√	√
SCL11	Output		√	√	√	—	—
SDAA0	I/O	Serial data input/output for IICA0	√	√	√	√	—
SDA00	I/O	Serial data input/output for simplified I ² C	√	√	√	√	√
SDA01	I/O		√	√	√	√	√
SDA10	I/O		√	√	√	√	√
SDA11	I/O		√	√	√	—	—
$\overline{\text{SCK00}}$	I/O	Clock input/output for CSI00	√	√	√	√	√
$\overline{\text{SCK01}}$	I/O	Clock input/output for CSI01	√	√	√	√	√
$\overline{\text{SCK10}}$	I/O	Clock input/output for CSI10	√	√	√	√	√
$\overline{\text{SCK11}}$	I/O	Clock input/output for CSI11	√	√	√	—	—
SI00	Input	Serial data input to CSI00	√	√	√	√	√
SI01	Input	Serial data input to CSI01	√	√	√	√	√
SI10	Input	Serial data input to CSI10	√	√	√	√	√

Table 2-3. List of RL78/F13 (CAN and LIN incorporated) Pins Other than Port Pins (3/4)

Pin Function	I/O	Function	Pin Count				
			80-pin	64-pin	48-pin	32-pin	30-pin
SI11	Input	Serial data input to CSI11	√	√	√	—	—
SO00	Output	Serial data output from CSI00	√	√	√	√	√
SO01	Output	Serial data output from CSI01	√	√	√	√	√
SO10	Output	Serial data output from CSI10	√	√	√	√	√
SO11	Output	Serial data output from CSI11	√	√	√	—	—
$\overline{\text{SSI00}}$	Input	Slave select input to CSI00 (SPI00)	√	√	√	√	√
$\overline{\text{SSI01}}$	Input	Slave select input to CSI01 (SPI01)	√	√	√	√	√
$\overline{\text{SSI10}}$	Input	Slave select input to CSI10 (SPI10)	√	√	—	—	—
$\overline{\text{SSI11}}$	Input	Slave select input to CSI11 (SPI11)	√	√	√	—	—
CRXD0	Input	Serial data input to CAN	√	√	√	√	√
CTXD0	Output	Serial data output from CAN	√	√	√	√	√
LRXD0	Input	Serial data input to LIN	√	√	√	√	√
LTXD0	Output	Serial data output from LIN	√	√	√	√	√
INTP0	Input	External interrupt input	√	√	√	√	√
INTP1	Input		√	√	√	√	√
INTP2	Input		√	√	√	√	√
INTP3	Input		√	√	√	√	√
INTP4	Input		√	√	√	√	√
INTP5	Input		√	√	√	√	√
INTP6	Input		√	√	√	—	—
INTP7	Input		√	√	√	—	—
INTP8	Input		√	√	√	—	—
INTP9	Input		√	√	√	—	—
INTP10	Input		√	√	—	—	—
INTP11	Input		√	√	—	—	—
PCLBUZ0	Output	Clock output/buzzer output 0	√	√	√	—	—
RESOUT	Output	Reset output	√	√	√	—	—
STOPST	Output	STOP status output	√	√	√	—	—
SNZOUT0	Output	SNOOZE status output	√	√	√	√	√
SNZOUT1	Output		√	√	√	√	√
SNZOUT2	Output		√	√	√	√	√
SNZOUT3	Output		√	√	√	√	√
SNZOUT4	Output		√	√	√	—	—
SNZOUT5	Output		√	√	√	—	—
SNZOUT6	Output		√	√	√	—	—
SNZOUT7	Output		√	√	√	—	—
RTC1HZ	Output	Real-time clock correction clock (1 Hz) output	√	√	√	√	√
EXCLK	Input	External clock input for main system clock	√	√	√	√	√
EXCLKS	Input	External clock input for subsystem clock	√	√	√	—	—
X1	—	Resonator connection for main system clock	√	√	√	√	√
X2	—		√	√	√	√	√

Table 2-3. List of RL78/F13 (CAN and LIN incorporated) Pins Other than Port Pins (4/4)

Pin Function	I/O	Function	Pin Count				
			80-pin	64-pin	48-pin	32-pin	30-pin
XT1 ^{Note}	—	Resonator connection for subsystem clock	√	√	√	—	—
XT2 ^{Note}	—		√	√	√	—	—
$\overline{\text{RESET}}$	Input	External reset input	√	√	√	√	√
REGC	—	Regulator output stabilization capacitance connection for internal operation. Connect to V _{SS} via the capacitor (0.47 to 1 μF).	√	√	√	√	√
V _{DD}	—	Positive power supply for the P33, P34, P80 to P87, P90 to P95, P121 to P124, P137, and $\overline{\text{RESET}}$ pins	√	√	√	√	√
EV _{DD0}	—	Positive power supply for the pins that are not connected to V _{DD}	√	√	—	—	—
AV _{REFP}	Input	A/D converter reference voltage (+ side) input	√	√	√	√	√
AV _{REFM}	Input	A/D converter reference voltage (- side) input	√	√	√	√	√
V _{SS}	—	Ground potential for the P33, P34, P80 to P87, P90 to P95, P121 to P124, P137, and $\overline{\text{RESET}}$ pins	√	√	√	√	√
EV _{SS0}	—	Ground potential for the pins that are not connected to V _{SS}	√	√	—	—	—
TOOLRXD	Input	UART reception pin for the external device connection used during flash memory programming	√	√	√	√	√
TOOLTxD	Output	UART transmission pin for the external device connection used during flash memory programming	√	√	√	√	√
TOOL0	I/O	Data input/output for flash memory programmer/debugger	√	√	√	√	√

Note Do not use the XT1 and XT2 pin functions in grade-Y products.

Table 2-4. List of RL78/F13 (LIN incorporated) Pins Other than Port Pins (1/4)

Pin Function	I/O	Function	Pin Count					
			80-pin	64-pin	48-pin	32-pin	30-pin	20-pin
ANI0	Input	A/D converter analog input (V _{DD} connection)	√	√	√	√	√	√
ANI1	Input		√	√	√	√	√	√
ANI2	Input		√	√	√	√	√	√
ANI3	Input		√	√	√	√	√	√
ANI4	Input		√	√	√	√	√	—
ANI5	Input		√	√	√	√	√	—
ANI6	Input		√	√	√	√	√	—
ANI7	Input		√	√	√	√	√	—
ANI8	Input		√	√	√	—	√	—
ANI9	Input		√	√	√	—	√	—
ANI10	Input		√	√	√	—	—	—
ANI11	Input		√	√	√	—	—	—
ANI12	Input		√	√ Note 1	√ Note 1	—	—	—
ANI13	Input		√	√ Note 1	—	—	—	—
ANI14	Input		√	√ Note 1	—	—	—	—
ANI15	Input		√	√ Note 1	—	—	—	—
ANI24	Input	A/D converter analog input (EV _{DD} connection)	√	√ Note 1	√ Note 1	—	—	—
ANI25	Input		√	√ Note 1	√ Note 1	—	—	—
ANI26	Input		√	√ Note 1	—	—	—	—
ANI27	Input		√	—	—	—	—	—
KR0	Input	Key interrupt input	√	√	√	√	√	√
KR1	Input		√	√	√	√	√	√
KR2	Input		√	√	√	√	√	—
KR3	Input		√	√	√	√	√	—
KR4	Input		√	√	√	√	√	—
KR5	Input		√	√	√	√	√	—
KR6	Input		√	√	√	—	√	—
KR7	Input		√	√	√	—	√	—
TI00	Input	16-bit timer 00 input	√	√	√	√	√	√
TI01	Input	16-bit timer 01 input (8-bit mode available)	√	√	√	√	√	√
TI02	Input	16-bit timer 02 input	√	√	√	√	√	√
TI03	Input	16-bit timer 03 input (8-bit mode available)	√	√	√	√	√	√
TI04	Input	16-bit timer 04 input	√	√	√	√	√	√
TI05	Input	16-bit timer 05 input	√	√	√	√	√	√
TI06	Input	16-bit timer 06 input	√	√	√	√	√	√
TI07	Input	16-bit timer 07 input	√	√	√	√	√	√
TI10	Input	16-bit timer 10 input	√	√ Note 1	√ Note 1	—	—	—
TI11	Input	16-bit timer 11 input (8-bit mode available)	√	√ Note 1	√ Note 1	—	—	—
TI12	Input	16-bit timer 12 input	√	√ Note 1	√ Note 1	—	—	—
TI13	Input	16-bit timer 13 input (8-bit mode available)	√	√ Note 1	√ Note 1	—	—	—

Note 1. Provided only in the products with 96 Kbytes or 128 Kbytes of ROM.

Table 2-4. List of RL78/F13 (LIN incorporated) Pins Other than Port Pins (2/4)

Pin Function	I/O	Function	Pin Count					
			80-pin	64-pin	48-pin	32-pin	30-pin	20-pin
TO00	Output	16-bit timer 00 output	√	√	√	√	√	√
TO01	Output	16-bit timer 01 output (8-bit mode available)	√	√	√	√	√	√
TO02	Output	16-bit timer 02 output	√	√	√	√	√	√
TO03	Output	16-bit timer 03 output (8-bit mode available)	√	√	√	√	√	√
TO04	Output	16-bit timer 04 output	√	√	√	√	√	√
TO05	Output	16-bit timer 05 output	√	√	√	√	√	√
TO06	Output	16-bit timer 06 output	√	√	√	√	√	√
TO07	Output	16-bit timer 07 output	√	√	√	√	√	√
TO10	Output	16-bit timer 10 output	√	√ Note 1	√ Note 1	—	—	—
TO11	Output	16-bit timer 11 output (8-bit mode available)	√	√ Note 1	√ Note 1	—	—	—
TO12	Output	16-bit timer 12 output	√	√ Note 1	√ Note 1	—	—	—
TO13	Output	16-bit timer 13 output (8-bit mode available)	√	√ Note 1	√ Note 1	—	—	—
TRJIO0	I/O	Timer RJ input/output	√	√	√	√	√	—
TRJO0	Output	Timer RJ output	√	√	√	√	√	—
TRDCLK0	Input	Timer RD external clock input	√	√	√	√	√	√
TRDIOA0	I/O	Timer RD0 input/output	√	√	√	√	√	√
TRDIOB0	I/O		√	√	√	√	√	√
TRDIOC0	I/O		√	√	√	√	√	√
TRDIOD0	I/O		√	√	√	√	√	√
TRDIOA1	I/O	Timer RD1 input/output	√	√	√	√	√	√
TRDIOB1	I/O		√	√	√	√	√	√
TRDIOC1	I/O		√	√	√	√	√	√
TRDIOD1	I/O		√	√	√	√	√	√
RXD0	Input	Serial data input to UART0	√	√	√	√	√	√
RXD1	Input	Serial data input to UART1	√	√ Note 1	√ Note 1	—	—	—
TXD0	Output	Serial data output from UART0	√	√	√	√	√	√
TXD1	Output	Serial data output from UART1	√	√ Note 1	√ Note 1	—	—	—
SCLA0	I/O	Clock input/output for IICA0	√	√ Note 1	√ Note 1	—	—	—
SCL00	Output	Clock output from simplified I ² C	√	√	√	√	√	√
SCL01	Output		√	√	√	√	√	√
SCL10	Output		√	√ Note 1	√ Note 1	—	—	—
SCL11	Output		√	√ Note 1	√ Note 1	—	—	—
SDAA0	I/O		Serial data input/output for IICA0	√	√ Note 1	√ Note 1	—	—
SDA00	I/O	Serial data input/output for simplified I ² C	√	√	√	√	√	√
SDA01	I/O		√	√	√	√	√	√
SDA10	I/O		√	√ Note 1	√ Note 1	—	—	—
SDA11	I/O		√	√ Note 1	√ Note 1	—	—	—
SCK00	I/O		Clock input/output for CSI00	√	√	√	√	√
SCK01	I/O	Clock input/output for CSI01	√	√	√	√	√	√

Note 1. Provided only in the products with 96 Kbytes or 128 Kbytes of ROM.

Table 2-4. List of RL78/F13 (LIN incorporated) Pins Other than Port Pins (3/4)

Pin Function	I/O	Function	Pin Count					
			80-pin	64-pin	48-pin	32-pin	30-pin	20-pin
$\overline{\text{SCK10}}$	I/O	Clock input/output for CSI10	√	√ Note 1	√ Note 1	—	—	—
$\overline{\text{SCK11}}$	I/O	Clock input/output for CSI11	√	√ Note 1	√ Note 1	—	—	—
SI00	Input	Serial data input to CSI00	√	√	√	√	√	√
SI01	Input	Serial data input to CSI01	√	√	√	√	√	√
SI10	Input	Serial data input to CSI10	√	√ Note 1	√ Note 1	—	—	—
SI11	Input	Serial data input to CSI11	√	√ Note 1	√ Note 1	—	—	—
SO00	Output	Serial data output from CSI00	√	√	√	√	√	√
SO01	Output	Serial data output from CSI01	√	√	√	√	√	√
SO10	Output	Serial data output from CSI10	√	√ Note 1	√ Note 1	—	—	—
SO11	Output	Serial data output from CSI11	√	√ Note 1	√ Note 1	—	—	—
$\overline{\text{SSI00}}$	Input	Slave select input to CSI00 (SPI00)	√	√	√	√	√	√
$\overline{\text{SSI01}}$	Input	Slave select input to CSI01 (SPI01)	√	√	√	√	√	√
$\overline{\text{SSI10}}$	Input	Slave select input to CSI10 (SPI10)	√	√ Note 1	—	—	—	—
$\overline{\text{SSI11}}$	Input	Slave select input to CSI11 (SPI11)	√	√ Note 1	√ Note 1	—	—	—
LRXD0	Input	Serial data input to LIN	√	√	√	√	√	√
LTXD0	Output	Serial data output from LIN	√	√	√	√	√	√
INTP0	Input	External interrupt input	√	√	√	√	√	√
INTP1	Input		√	√	√	√	√	√
INTP2	Input		√	√	√	√	√	√
INTP3	Input		√	√	√	√	√	√
INTP4	Input		√	√	√	√	√	√
INTP5	Input		√	√	√	√	√	—
INTP6	Input		√	√	√	—	—	—
INTP7	Input		√	√	√	—	—	—
INTP8	Input		√	√ Note 1	√ Note 1	—	—	—
INTP9	Input		√	√ Note 1	√ Note 1	—	—	—
INTP10	Input		√	√ Note 1	—	—	—	—
INTP11	Input		√	√ Note 1	—	—	—	—
PCLBUZ0	Output	Clock output/buzzer output 0	√	√	√	—	—	—
RESOUT	Output	Reset output	√	√	√	—	—	—
STOPST	Output	STOP status output	√	√	√	—	—	—
SNZOUT0	Output	SNOOZE status output	√	√	√	√	√	√
SNZOUT1	Output		√	√	√	√	√	√
SNZOUT2	Output		√	√	√	√	√	—
SNZOUT3	Output		√	√	√	√	√	—
SNZOUT4	Output		√	√	√	—	—	—
SNZOUT5	Output		√	√	√	—	—	—
SNZOUT6	Output		√	√	√	—	—	—
SNZOUT7	Output		√	√	√	—	—	—
RTC1HZ	Output	Real-time clock correction clock (1 Hz) output	√	√	√	√	√	√

Note 1. Provided only in the products with 96 Kbytes or 128 Kbytes of ROM.

Table 2-4. List of RL78/F13 (LIN incorporated) Pins Other than Port Pins (4/4)

Pin Function	I/O	Function	Pin Count					
			80-pin	64-pin	48-pin	32-pin	30-pin	20-pin
EXCLK	Input	External clock input for main system clock	√	√	√	√	√	√
EXCLKS	Input	External clock input for subsystem clock	√	√	√	—	—	—
X1	—	Resonator connection for main system clock	√	√	√	√	√	√
X2	—		√	√	√	√	√	√
XT1 ^{Note}	—	Resonator connection for subsystem clock	√	√	√	—	—	—
XT2 ^{Note}	—		√	√	√	—	—	—
$\overline{\text{RESET}}$	Input	External reset input	√	√	√	√	√	√
REGC	—	Regulator output stabilization capacitance connection for internal operation. Connect to V _{SS} via the capacitor (0.47 to 1 μF).	√	√	√	√	√	√
V _{DD}	—	Positive power supply for the P33, P34, P80 to P87, P90 to P97, P100 to P105, P121 to P124, P137, and $\overline{\text{RESET}}$ pins	√	√	√	√	√	√
EV _{DD0}	—	Positive power supply for the pins that are not connected to V _{DD}	√	√	—	—	—	—
AV _{REFP}	Input	A/D converter reference voltage (+ side) input	√	√	√	√	√	√
AV _{REFM}	Input	A/D converter reference voltage (- side) input	√	√	√	√	√	√
V _{SS}	—	Ground potential for the P33, P34, P80 to P87, P90 to P97, P100 to P105, P121 to P124, P137, and $\overline{\text{RESET}}$ pins	√	√	√	√	√	√
EV _{SS0}	—	Ground potential for the pins that are not connected to V _{SS}	√	√	—	—	—	—
TOOLRXD	Input	UART reception pin for the external device connection used during flash memory programming	√	√	√	√	√	√
TOOLTXD	Output	UART transmission pin for the external device connection used during flash memory programming	√	√	√	√	√	√
TOOL0	I/O	Data input/output for flash memory programmer/debugger	√	√	√	√	√	√

Note Do not use the XT1 and XT2 pin functions in grade-Y products.

3. ELECTRICAL SPECIFICATIONS (GRADE L)

- Cautions**
1. RL78/F13 and RL78/F14 have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 2. With products not provided with an EV_{DD0}, EV_{DD1}, EV_{SS0}, or EV_{SS1} pin, replace EV_{DD0} and EV_{DD1} with V_{DD}, or replace EV_{SS0} and EV_{SS1} with V_{SS}.
 3. The pins mounted depending on the product. For details, refer to 1.5 Pin Configurations and 2.1 Pin Function List.
 4. The products are classified into the following five groups according to the product type, pin count, and code flash memory size. In this chapter, the products are referred to by group names depending on the content. In this case, refer to the following classification.
 - Group A: RL78/F13 (LIN incorporated) products with 20, 30, 32, 48, or 64 pins and 16 Kbytes to 64 Kbytes of code flash memory
 - Group B: RL78/F13 (LIN incorporated) products with 48 or 64 pins and 96 Kbytes to 128 Kbytes of code flash memory or with 80 pins and 64 Kbytes to 128 Kbytes of code flash memory
 - Group C: RL78/F13 (CAN and LIN incorporated) products with 30, 32, 48, 64, or 80 pins and 32 Kbytes to 128 Kbytes of code flash memory
 - Group D: RL78/F14 products with 30, 32, 48, 64, or 80 pins and 48 Kbytes to 96 Kbytes of code flash memory
 - Group E: RL78/F14 products with 48, 64, or 80 pins and 128 Kbytes to 256 Kbytes of code flash memory or with 100 pins and 64 Kbytes to 256 Kbytes of code flash memory

3.1 Absolute Maximum Ratings

(1/2)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V_{DD}		-0.5 to +6.5	V
	EV_{DD0} , EV_{DD1}	$EV_{DD0} = EV_{DD1}$	-0.5 to +6.5	V
	V_{SS}		-0.5 to +0.3	V
	EV_{SS0} , EV_{SS1}	$EV_{SS0} = EV_{SS1}$	-0.5 to +0.3	V
REGC pin input voltage	V_{IREGC}	REGC	-0.3 to +2.8 and -0.3 to $V_{DD}+0.3$ ^{Note 1}	V
Input voltage	V_{I1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note 4} , P106, P107, P120, P125 to P127, P140, P150 to P157	-0.3 to $EV_{DD0}+0.3$ and -0.3 to $V_{DD}+0.3$ ^{Note 2}	V
	V_{I2}	P33, P34, P80 to P87, P90 to P97 ^{Note 4} , P100 to P105, P121 to P124, P137, RESET	-0.3 to $V_{DD}+0.3$ ^{Note 2}	V
Output voltage	V_{O1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note 4} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157	-0.3 to $EV_{DD0}+0.3$ and -0.3 to $V_{DD}+0.3$ ^{Note 2}	V
	V_{O2}	P33, P34, P80 to P87, P90 to P97 ^{Note 4} , P100 to P105	-0.3 to $V_{DD}+0.3$	V
Analog input voltage	V_{AI1}	ANI24 to ANI30	-0.3 to $EV_{DD0}+0.3$ and -0.3 to $AV_{REF(+)}+0.3$ ^{Notes 2, 3}	V
	V_{AI2}	ANI0 to ANI23	-0.3 to $V_{DD}+0.3$ and -0.3 to $AV_{REF(+)}+0.3$ ^{Notes 2, 3}	V

- Notes**
1. Connect the REGC pin to V_{SS} via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 2. Must be 6.5 V or lower.
 3. For pins to be used in A/D conversion, the voltage should not exceed the value $AV_{REF(+)} + 0.3$.
 4. For pin I/O buffer power supplies, refer to **Table 2-1 Pin I/O Buffer Power Supplies**.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(2/2)

Parameter	Symbol	Conditions		Ratings	Unit
Output current, high	I _{OH1}	Per pin	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157	-40	mA
		Total of all pins -170 mA	P01, P02, P40 to P47, P92 to P97 ^{Note} , P120, P125 to P127, P150 to P153	-70	mA
			P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157	-100	mA
	I _{OH2}	Per pin	P33, P34, P80 to P87, P90 to P97 ^{Note} , P100 to P105	-0.5	mA
		Total of all pins		-2	mA
	Output current, low	I _{OL1}	Per pin	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157	40
Total of all pins 170 mA			P01, P02, P40 to P47, P92 to P97 ^{Note} , P120, P125 to P127, P150 to P153	70	mA
			P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157	100	mA
I _{OL2}		Per pin	P33, P34, P80 to P87, P90 to P97 ^{Note} , P100 to P105	1	mA
		Total of all pins		5	mA
Operating ambient temperature		T _A	In normal operation mode		-40 to +105
	In flash memory programming mode				
Storage temperature	T _{stg}			-65 to +150	°C

Note For pin I/O buffer power supplies, refer to **Table 2-1 Pin I/O Buffer Power Supplies**.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

3.2 Oscillator Characteristics

3.2.1 Main System Clock Oscillator Characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator/ Crystal resonator		X1 clock oscillation frequency (fx)	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	1.0		20.0	MHz

Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as V_{SS} .
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

2. Customers are requested to consult the resonator manufacturer to select an appropriate resonator and to determine the proper oscillation constant. Customers are also requested to adequately evaluate the oscillation on their system. Determine the X1 clock oscillation stabilization time using the oscillation stabilization time of the oscillation stabilization time counter status register (OSTC) and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

3.2.2 On-chip Oscillator Characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)

Oscillators	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency ^{Note}	f_{H}		1		64	MHz
High-speed on-chip oscillator clock frequency accuracy	-		-2		+2	%
Low-speed on-chip oscillator clock frequency	f_{L} , f_{WDT}			15		kHz
Low-speed on-chip oscillator clock frequency accuracy	-		-15		+15	%

Note High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H/020C2H) and bits 0 to 2 of the HOCODIV register.

3.2.3 Subsystem Clock Oscillator Characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$)

Resonator	Recommended Circuit	Item	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		XT1 clock oscillation frequency (f_{XT})	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	29.0	32.768	35.0	kHz

Cautions 1. When using the XT1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as V_{SS} .
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
- 2.** The XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption and thus required to be adequately evaluated on the system. Customers are requested to consult the resonator manufacturer to select an appropriate resonator and to determine the proper oscillation constant.

3.2.4 PLL Circuit Characteristics

(T_A = -40 to +105°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Resonator	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
PLL input enable clock frequency ^{Note 1}	f _{PLLI}	PLLMUL = 0	PLLDIV0 = 0	3.92	4.0	4.08	MHz
			PLLDIV0 = 1	7.84	8.0	8.16	MHz
		PLLMUL = 1	PLLDIV0 = 0	3.92	4.0	4.08	MHz
			PLLDIV0 = 1	7.84	8.0	8.16	MHz
PLL output frequency (center value)	f _{PLL}	PLLMUL = 0	PLLDIV0 = 0	f _{PLLI} × 12/2		MHz	
			PLLDIV0 = 1	f _{PLLI} × 12/4		MHz	
		PLLMUL = 1	PLLDIV0 = 0	f _{PLLI} × 16/2		MHz	
			PLLDIV0 = 1	f _{PLLI} × 16/4		MHz	
Long-term jitter ^{Notes 2, 3}	t _{LJ}	f _{PLL} = 24 MHz (480 counts)		-2		+2	ns
		f _{PLL} = 32 MHz (640 counts)		-2		+2	ns
		f _{PLL} = 48 MHz (960 counts)		-2		+2	ns
		f _{PLL} = 64 MHz (1280 counts)		-2		+2	ns

- Notes 1.** If the high-speed on-chip oscillator clock is to be selected as the PLL input clock, the minimum and maximum values will reflect the range of accuracy of the oscillation frequency by the high-speed on-chip oscillator clock.
- 2.** Guaranteed by design, but not tested before shipment.
- 3.** Indicates 20 μs.

3.3 DC Characteristics

3.3.1 Pin Characteristics

For the relationship between the port pins shown in the following tables and the products, refer to **2 PIN FUNCTIONS**.

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$) (1/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Output current, high ^{Note 1}	I _{OH1}	Per pin for P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note 3} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$			-5.0	mA
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			-3.0	mA
		Per pin for P10, P12, P14, P30, P120, P140 (special slew rate)	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$			-0.6	mA
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			-0.2	mA
		Total of P01, P02, P40 to P47, P92 to P97 ^{Note 3} , P120, P125 to P127, P150 to P153 (for duty factors $\leq 70\%$ ^{Note 2})	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$			-20.0	mA
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			-10.0	mA
	Total of P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157 (for duty factors $\leq 70\%$ ^{Note 2})	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$			-30.0	mA	
		$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			-19.0	mA	
	Total of all pins (for duty factors $\leq 70\%$ ^{Note 2})	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$			-50.0	mA	
		$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			-29.0	mA	
I _{OH2}	Per pin for P33, P34, P80 to P87, P90 to P97 ^{Note 3} , P100 to P105	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			-0.1	mA	
		Total of all pins (for duty factors $\leq 70\%$ ^{Note 2})	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			-2.0	mA

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from pins EV_{DD0} , EV_{DD1} and V_{DD} to an output pin.

2. These output current values are obtained under the condition that the duty factor is no greater than 70%. The output current values when the duty factor is changed to a value greater than 70% can be calculated from the following expression (when the duty factor is changed to n%).

- Total output current of pins $(I_{OH} \times 0.7)/(n \times 0.01)$

<Example> Where $n = 80\%$ and $I_{OH} = -10.0\text{ mA}$

Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7\text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

3. For pin I/O buffer power supplies, refer to **Table 2-1 Pin I/O Buffer Power Supplies**.

Caution **P10 to P17, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode. P10 to P12 and P70 to P72 of the Group A products do not support N-ch open-drain mode.**

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T_A = -40 to +105°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V) (2/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
Output current, low ^{Note 1}	I _{OL1}	Per pin for P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note 3} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157	4.0 V ≤ EV _{DD0} ≤ 5.5 V			8.5	mA	
			2.7 V ≤ EV _{DD0} < 4.0 V			4.0	mA	
		Per pin for P10, P12, P14, P30, P120, P140 (special slew rate)	4.0 V ≤ EV _{DD0} ≤ 5.5 V			0.59	mA	
			2.7 V ≤ EV _{DD0} < 4.0 V			0.07	mA	
		Total of P01, P02, P40 to P47, P92 to P97 ^{Note 3} , P120, P125 to P127, P150 to P153 (for duty factors ≤ 70% ^{Note 2})	4.0 V ≤ EV _{DD0} ≤ 5.5 V			20.0	mA	
			2.7 V ≤ EV _{DD0} < 4.0 V			15.0	mA	
		Total of P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157 (for duty factors ≤ 70% ^{Note 2})	4.0 V ≤ EV _{DD0} ≤ 5.5 V			45.0	mA	
			2.7 V ≤ EV _{DD0} < 4.0 V			35.0	mA	
		Total of all pins (for duty factors ≤ 70% ^{Note 2})	4.0 V ≤ EV _{DD0} ≤ 5.5 V			65.0	mA	
			2.7 V ≤ EV _{DD0} < 4.0 V			50.0	mA	
		I _{OL2}	Per pin for P33, P34, P80 to P87, P90 to P97 ^{Note 3} , P100 to P105	2.7 V ≤ V _{DD} ≤ 5.5 V			0.4	mA
				Total of all pins (for duty factors ≤ 70% ^{Note 2})	2.7 V ≤ V _{DD} ≤ 5.5 V			5.0

Notes 1. Value of current at which the device operation is guaranteed even if the current flows to the EV_{SS0}, EV_{SS1} and V_{SS} pins from an output pin.

2. These output current values are obtained under the condition that the duty factor is no greater than 70%. The output current values when the duty factor is changed to a value greater than 70% can be calculated from the following expression (when the duty factor is changed to n%).

- Total output current of pins (I_{OL} × 0.7)/(n × 0.01)

<Example> Where n = 80% and I_{OL} = 10.0 mA

Total output current of pins = (10.0 × 0.7)/(80 × 0.01) ≈ 8.7 mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

3. For pin I/O buffer power supplies, refer to **Table 2-1 Pin I/O Buffer Power Supplies**.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$) (3/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	$V_{\text{IH}1}$	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157 (Schmitt 1 mode)	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$	0.65 $\text{EV}_{\text{DD}0}$		$\text{EV}_{\text{DD}0}$ ^{Note 1}	V
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$	0.7 $\text{EV}_{\text{DD}0}$		$\text{EV}_{\text{DD}0}$ ^{Note 1}	V
	$V_{\text{IH}2}$	P10, P11, P13, P14, P16, P17, P30, P43, P50, P52 to P54, P60 to P63, P70, P71, P73, P75 to P77, P107, P125, P150, P152, P153 (Schmitt 3 mode)	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$	0.8 $\text{EV}_{\text{DD}0}$		$\text{EV}_{\text{DD}0}$ ^{Note 1}	V
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$	0.85 $\text{EV}_{\text{DD}0}$		$\text{EV}_{\text{DD}0}$ ^{Note 1}	V
	$V_{\text{IH}3}$	P10, P11, P13, P14, P16, P17, P30, P54, P62, P63, P70, P71, P73, P125 (TTL mode)	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$	2.2		$\text{EV}_{\text{DD}0}$ ^{Note 1}	V
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$	2.0		$\text{EV}_{\text{DD}0}$ ^{Note 1}	V
	$V_{\text{IH}4}$ ^{Note 2}	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137 (fixed to Schmitt 3 mode)	$4.0\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$	0.8 V_{DD}		V_{DD}	V
			$2.7\text{ V} \leq \text{V}_{\text{DD}} < 4.0\text{ V}$	0.85 V_{DD}		V_{DD}	V
	$V_{\text{IH}5}$	$\overline{\text{RESET}}$ (fixed to Schmitt 1 mode)	$4.0\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$	0.65 V_{DD}		V_{DD}	V
			$2.7\text{ V} \leq \text{V}_{\text{DD}} < 4.0\text{ V}$	0.7 V_{DD}		V_{DD}	V
	$V_{\text{IH}6}$	P121 to P124, EXCLK, EXCLKS (fixed to Schmitt 2 mode)	$4.0\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$	0.8 V_{DD}		V_{DD}	V
			$2.7\text{ V} \leq \text{V}_{\text{DD}} < 4.0\text{ V}$	0.8 V_{DD}		V_{DD}	V

Notes 1. The maximum value of V_{IH} of the pins P10 to P17, P60 to P63, P70 to P72, and P120 is $\text{EV}_{\text{DD}0}$, even in N-ch open-drain mode.

- 2.** P92 to P96 of the Group A products are fixed to Schmitt 1 mode.
P96 and P97 of the Group B, C, and D products are fixed to Schmitt 1 mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T_A = -40 to +105°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V) (4/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, low	V _{IL1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157 (Schmitt 1 mode)	4.0 V ≤ EV _{DD0} ≤ 5.5 V	0		0.35 EV _{DD0}	V
			2.7 V ≤ EV _{DD0} < 4.0 V	0		0.3 EV _{DD0}	V
	V _{IL2}	P10, P11, P13, P14, P16, P17, P30, P43, P50, P52 to P54, P60 to P63, P70, P71, P73, P75 to P77, P107, P125, P150, P152, P153 (Schmitt 3 mode)	4.0 V ≤ EV _{DD0} ≤ 5.5 V	0		0.5 EV _{DD0}	V
			2.7 V ≤ EV _{DD0} < 4.0 V	0		0.4 EV _{DD0}	V
	V _{IL3}	P10, P11, P13, P14, P16, P17, P30, P54, P62, P63, P70, P71, P73, P125 (TTL mode)	4.0 V ≤ EV _{DD0} ≤ 5.5 V	0		0.8	V
			2.7 V ≤ EV _{DD0} < 4.0 V	0		0.5	V
	V _{IL4} Note	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137 (fixed to Schmitt 3 mode)	4.0 V ≤ V _{DD} ≤ 5.5 V	0		0.5 V _{DD}	V
			2.7 V ≤ V _{DD} < 4.0 V	0		0.4 V _{DD}	V
	V _{IL5}	RESET̄ (fixed to Schmitt 1 mode)	4.0 V ≤ V _{DD} ≤ 5.5 V	0		0.35 V _{DD}	V
			2.7 V ≤ V _{DD} < 4.0 V	0		0.3 V _{DD}	V
	V _{IL6}	P121 to P124, EXCLK, EXCLKS (fixed to Schmitt 2 mode)	4.0 V ≤ V _{DD} ≤ 5.5 V	0		0.2 V _{DD}	V
			2.7 V ≤ V _{DD} < 4.0 V	0		0.2 V _{DD}	V

Note P92 to P96 of the Group A products are fixed to Schmitt 1 mode.
P96 and P97 of the Group B, C, and D products are fixed to Schmitt 1 mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T_A = -40 to +105°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V) (5/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate)	4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OH1} = -5.0 mA	EV _{DD0} - 0.9		V
			2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OH1} = -3.0 mA	EV _{DD0} - 0.7		V
			2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OH1} = -1.0 mA	EV _{DD0} - 0.5		V
	V _{OH2}	P33, P34, P80 to P87, P90 to P97 ^{Note} , P100 to P105	2.7 V ≤ V _{DD} ≤ 5.5 V I _{OH2} = -100 μA	V _{DD} -0.5		V
	V _{OH3}	P10, P12, P14, P30, P120, P140 (special slew rate)	4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OH3} = -0.6 mA	EV _{DD0} - 0.8		V
			2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OH3} = -0.2 mA	EV _{DD0} - 0.5		V
Output voltage, low	V _{OL1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate)	4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 8.5 mA		0.7	V
			4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 4.0 mA		0.4	V
			2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 4.0 mA		0.7	V
			2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 1.5 mA		0.4	V
	V _{OL2}	P33, P34, P80 to P87, P90 to P97 ^{Note} , P100 to P105	2.7 V ≤ V _{DD} ≤ 5.5 V I _{OL2} = 400 μA		0.4	V
	V _{OL3}	P10, P12, P14, P30, P120, P140 (special slew rate)	4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL3} = 0.6 mA		0.8	V
			2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL3} = 0.07 mA		0.5	V

Note For pin I/O buffer power supplies, refer to **Table 2-1 Pin I/O Buffer Power Supplies**.

Caution P10 to P17, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(TA = -40 to +105°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V) (6/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
Input leakage current, high	I _{LIH1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note} , P106, P107, P120, P125 to P127, P140, P150 to P157	V _i = EV _{DD0}		1	μA		
	I _{LIH2}	P33, P34, P80 to P87, P90 to P97 ^{Note} , P100 to P105, P137, $\overline{\text{RESET}}$	V _i = V _{DD}		1	μA		
	I _{LIH3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	V _i = V _{DD}		1	μA		
			In resonator connection		10	μA		
Input leakage current, low	I _{LIL1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note} , P106, P107, P120, P125 to P127, P140, P150 to P157	V _i = EV _{SS0}		-1	μA		
	I _{LIL2}	P33, P34, P80 to P87, P90 to P97 ^{Note} , P100 to P105, P137, $\overline{\text{RESET}}$	V _i = V _{SS}		-1	μA		
	I _{LIL3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	V _i = V _{SS}		-1	μA		
			In resonator connection		-10	μA		
On-chip pull-up resistance	R _U	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97, P100 to P107, P120, P125 to P127, P140, P150 to P157	V _i = EV _{SS0} , in input port		10	20	100	kΩ

Note For pin I/O buffer power supplies, refer to **Table 2-1 Pin I/O Buffer Power Supplies**.

Caution P10 to P17, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

3.3.2 Supply Current Characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$) (1/3)

Items	Symbol	Conditions					MIN.	TYP.	MAX.	Unit	
Supply current Note 1	IDD1	Operating mode	Normal operation Note 2	High-speed on-chip oscillator clock operation	$f_{IH} = 64\text{ MHz}$	$f_{CLK} = 32\text{ MHz}$ Notes 3, 4		6.5	14.0	mA	
					$f_{IH} = 32\text{ MHz}$	$f_{CLK} = f_{IH}$ Notes 3, 4		6.1	13.0	mA	
					$f_{IH} = 1\text{ MHz}$	$f_{CLK} = f_{IH}$ Notes 3, 4		1.0	2.5	mA	
				Resonator operation	$f_{MX} = 20\text{ MHz}$	$f_{CLK} = f_{MX}$ Notes 3, 5		4.2	9.0	mA	
					$f_{MX} = 1\text{ MHz}$	$f_{CLK} = f_{MX}$ Notes 3, 5		0.9	2.5	mA	
				Resonator operation (PLL operation) (PLL input clock = f_{MX})	$f_{PLL} = 64\text{ MHz}$, $f_{MX} = 8\text{ MHz}$	$f_{CLK} = 32\text{ MHz}$ Notes 3, 6		6.4	14.0	mA	
					$f_{PLL} = 32\text{ MHz}$, $f_{MX} = 8\text{ MHz}$	$f_{CLK} = 32\text{ MHz}$ Notes 3, 6		6.3	13.5	mA	
					$f_{PLL} = 32\text{ MHz}$, $f_{MX} = 4\text{ MHz}$	$f_{CLK} = 32\text{ MHz}$ Notes 3, 6		6.1	13.0	mA	
				Subsystem clock operation	$f_{SUB} = 32.768\text{ kHz}$	$f_{CLK} = f_{SUB}$ Note 7					
							Groups A to D		6.0	50.0	μA
							Group E		6.0	70.0	μA
				Low-speed on-chip oscillator clock operation	$f_{IL} = 15\text{ kHz}$	$f_{CLK} = f_{IL}$ Note 8					
							Groups A to D		3.0	40.0	μA
Group E		3.0	60.0				μA				

- Notes 1.** Total current flowing into V_{DD} and EV_{DD0} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} , EV_{DD0} , V_{SS} , or EV_{SS0} . However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.
- Current drawn when all the CPU instructions are executed.
 - The values below the MAX. column include the peripheral operation current (except for background operation (BGO)). However, the LVD circuit, A/D converter, D/A converter, and comparator are stopped.
 - When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
 - When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
 - When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
 - When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator are stopped.
 - When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped.

- Remarks 1.** f_{MX} : High-speed system clock frequency
- f_{SUB} : Subsystem clock frequency
 - f_{PLL} : PLL clock frequency
 - f_{IH} : High-speed on-chip oscillator clock frequency
 - f_{IL} : Low-speed on-chip oscillator clock frequency
 - f_{CLK} : CPU/peripheral hardware clock frequency

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$) (2/3)

Items	Symbol	Conditions				MIN.	TYP.	MAX.	Unit		
Supply current ^{Notes 1, 3}	I _{DD2}	HALT mode ^{Note 2}	High-speed on-chip oscillator clock operation	f _{IH} = 64 MHz	f _{CLK} = 32 MHz Note 5		1.2	10.0	mA		
				f _{IH} = 32 MHz	f _{CLK} = f _{IH} ^{Note 5}		1.0	9.0	mA		
				f _{IH} = 1 MHz	f _{CLK} = f _{IH} ^{Note 5}		0.3	1.5	mA		
			Resonator operation	f _{MX} = 20 MHz	f _{CLK} = f _{MX} ^{Note 6}		0.6	6.0	mA		
				f _{MX} = 1 MHz	f _{CLK} = f _{MX} ^{Note 6}		0.2	1.5	mA		
			Resonator operation (PLL operation) (PLL input clock = f _{MX})	f _{PLL} = 64 MHz, f _{MX} = 8 MHz	f _{CLK} = 32 MHz Note 7		1.1	10.0	mA		
				f _{PLL} = 32 MHz, f _{MX} = 8 MHz	f _{CLK} = 32 MHz Note 7		1.0	9.5	mA		
				f _{PLL} = 32 MHz, f _{MX} = 4 MHz	f _{CLK} = 32 MHz Note 7		0.8	9.0	mA		
			Subsystem clock operation	f _{SUB} = 32.768 kHz	f _{CLK} = f _{SUB} ^{Note 8}						
						Groups A to D			0.7	45.0	μA
						Group E			0.7	65.0	
			Low-speed on-chip oscillator clock operation	f _{IL} = 15 kHz	f _{CLK} = f _{IL} ^{Note 9}						
						Groups A to D			0.7	35.0	μA
						Group E			0.7	55.0	
			I _{DD3}	STOP mode ^{Note 4}	T _A = +25°C	Groups A to D			0.5		μA
Group E						0.5					
T _A = +50°C	Groups A to D						2.5				
	Group E						4.5				
T _A = +70°C	Groups A to D						4.5				
	Group E						8.0				
T _A = +105°C	Groups A to D						30.0				
	Group E						50.0				

- Notes 1.** Total current flowing into V_{DD} and EV_{DD0}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0}, V_{SS}, or EV_{SS0}. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.
- 2.** When HALT mode is entered during fetch from the flash memory.
- 3.** The values below the MAX. column include the peripheral operation current and STOP leakage current. However, the watchdog timer, LVD circuit, A/D converter, D/A converter, and comparator are stopped.
- 4.** When high-speed system clock, subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
- 5.** When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
- 6.** When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
- 7.** When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

8. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
9. When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped.

- Remarks**
1. f_{MX} : High-speed system clock frequency
 2. f_{SUB} : Subsystem clock frequency
 3. f_{PLL} : PLL clock frequency
 4. f_{IH} : High-speed on-chip oscillator clock frequency
 5. f_{IL} : Low-speed on-chip oscillator clock frequency
 6. f_{CLK} : CPU/peripheral hardware clock frequency

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$) (3/3)

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Supply current ^{Notes 1, 2}	I _{SNOZ}	SNOOZE mode	A/D converter operation	During mode transition		1.0	1.2	mA
				During conversion	Low-voltage mode AV _{REFP} = V _{DD} = 5.0 V		2.1	2.5
			DTC operation			4.5		mA

Notes 1. Total current flowing into V_{DD} and EV_{DD0}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0}, V_{SS}, or EV_{SS0}. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.

2. The values below the MAX. column include the STOP leakage current.

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Window watchdog timer operating current	I_{WDT} ^{Notes 1, 2}	$f_{\text{IL}} = 15\text{ kHz}$			0.22		μA
A/D converter operating current	I_{ADC} ^{Note 3}	When conversion at maximum speed	Normal mode, $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}} = 5.0\text{ V}$		1.3	1.7	mA
		When internal reference voltage is selected ^{Note 5}			75.0		μA
LVD operating current	I_{LVD} ^{Note 4}				0.08		μA
Temperature sensor operating current	I_{TMPS}				75.0		μA
D/A converter operating current	I_{DAC}	Per channel			0.8	1.5	mA
Comparator operating current	I_{CMP}				50.0		μA
BGO operating current	I_{BGO} ^{Note 6}				2.50	12.20	mA

- Notes**
- When the high-speed on-chip oscillator clock and high-speed system clock are stopped.
 - Current flowing only to the watchdog timer (including the operation current of the 15 kHz on-chip oscillator). The current value is the sum of $I_{\text{DD}1}$, $I_{\text{DD}2}$, or $I_{\text{DD}3}$ and I_{WDT} when the watchdog timer operates in STOP mode.
 - Current flowing only to the A/D converter. The current value is the sum of $I_{\text{DD}1}$ or $I_{\text{DD}2}$ and I_{ADC} when the A/D converter operates in operation mode or HALT mode.
 - Current flowing only to the LVD circuit. The current value is the sum of $I_{\text{DD}1}$, $I_{\text{DD}2}$, or $I_{\text{DD}3}$ and I_{LVD} when the LVD circuit operates in operation mode, HALT mode, or STOP mode.
 - Operating current that increases when the internal reference voltage is selected. This current flows even when conversion is stopped.
 - Current increased by the BGO operation. The current value is the sum of $I_{\text{DD}1}$ or $I_{\text{DD}2}$ and I_{BGO} when the BGO operates in operation mode or HALT mode.

3.4 AC Characteristics

3.4.1 Basic Operation

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$) (1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	T_{CY}	High-speed on-chip oscillator clock operation	0.03125		1	μs
		High-speed system clock operation	0.05		1	μs
		PLL clock operation	0.03125		1	μs
		Subsystem clock operation	28.5	30.5	34.5	μs
		Low-speed on-chip oscillator clock operation		66.6		μs
		In self programming mode	0.03125		1	μs
CPU/peripheral hardware clock frequency	f_{CLK}		0.03125		66.6	μs
External system clock frequency	f_{EX}		1.0		20.0	MHz
	f_{EXS}		29		35	kHz
External system clock input high-level width, low-level width	t_{EXH} , t_{EXL}		24			ns
	t_{EXHS} , t_{EXLS}		13.7			μs
T100 to T107, T110 to T117 input high-level width, low-level width	t_{TIH} , t_{TIL}		$1/f_{MCK}+10$			ns
TO00 to TO07, TO10 to TO17 output frequency	f_{TO}	All TO pins, Normal slew rate, $C = 30\text{ pF}$	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$		16	MHz
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$		8	MHz
		TO01, TO06, TO07, TO11, TO13 only, Special slew rate, $C = 30\text{ pF}$			2	MHz
PCLBUZ0 output frequency	f_{PCL}	Normal slew rate $C = 30\text{ pF}$	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$		16	MHz
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$		8	MHz
		Special slew rate $C = 30\text{ pF}$			2	MHz
Timer RJ input cycle	t_c	TRJIO0	100			ns
Timer RJ input high-level width, low-level width	t_{WH} , t_{WL}	TRJIO0	40			ns
	t_{INTH} , t_{INTL}	INTP0 to INTP13 ^{Note}	1			μs
KR0 to KR7 key interrupt input low-level width	t_{KR}		250			ns
RESET low-level width	t_{RSL}		10			μs

Note Pins $\overline{\text{RESET}}$, INTP0 to INTP3, INTP12, and INTP13 have noise filters for transient levels lasting less than 100 ns.

Caution Excluding the error in oscillation frequency accuracy.

Remark f_{MCK} : Timer array unit operation clock frequency

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$) (2/2)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Port output rise time, port output fall time	t_{rO} , t_{fO}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P96, P97, P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate) C = 30 pF	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$			25	ns
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			55	ns
		P10, P12, P14, P30, P120, P140 (special slew rate) C = 30 pF	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$		25 ^{Note}	60	ns
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			100	ns

Note $T_A = +25^\circ\text{C}$, $EV_{DD0} = 5.0\text{ V}$


Caution Excluding the error in oscillation frequency accuracy.

Remark f_{MCK} : Timer array unit operation clock frequency



AC Timing Test Points



External System Clock Timing




TI/TO Timing




Interrupt Request Input Timing




Key Interrupt Input Timing



$\overline{\text{RESET}}$ Input Timing



Output Rising and Falling Timing



3.5 Peripheral Functions Characteristics


3.5.1 Serial Array Unit

(1) During communication at same potential (UART mode) (dedicated baud rate generator output)


($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Transfer rate	-				$f_{MCK}/6$	bps	
		$f_{CLK} = 32\text{ MHz}$,	Normal slew rate			5.3	Mbps
		$f_{MCK} = f_{CLK}$	Special slew rate			2	Mbps

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Caution Select the normal input buffer for the RxD0 pin and RxD1 pin and normal output mode for the TxD0 pin and TxD1 pin.

Remark f_{MCK} : Serial array unit operation clock frequency

(2) During communication at same potential (CSI mode) (master mode, $\overline{\text{SCKp}}$... internal clock output, normal slew rate)**($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCKp}}$ cycle time	$t_{\text{CY}1}$		125 ^{Note 5}			ns
$\overline{\text{SCKp}}$ high-level width, low-level width	$t_{\text{KH}1}$ $t_{\text{KL}1}$	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$	$t_{\text{CY}1}/2 - 12$			ns
		$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$	$t_{\text{CY}1}/2 - 18$			ns
Slp setup time (to $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	$t_{\text{SI}1}$	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$	44			ns
		$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$	55			ns
Slp hold time (from $\overline{\text{SCKp}}\uparrow$) ^{Note 2}	$t_{\text{SI}1}$		30			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOp output ^{Note 3}	$t_{\text{SO}1}$	$C = 30\text{ pF}$ ^{Note 4}			40	ns

- Notes**
1. When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$. The Slp setup time becomes "to $\overline{\text{SCKp}}\downarrow$ " when $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$ or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$.
 2. When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$ or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$. The Slp hold time becomes "from $\overline{\text{SCKp}}\downarrow$ " when $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$ or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$.
 3. When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$. The delay time to SOp output becomes "from $\overline{\text{SCKp}}\uparrow$ " when $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$.
 4. C is the load capacitance of the $\overline{\text{SCKp}}$ and SOp output lines.
 5. $t_{\text{CY}1} \geq 4/f_{\text{CLK}}$ must also be satisfied.

Caution Select the normal input buffer for the Slp pin and normal output mode for the SOp pin and $\overline{\text{SCKp}}$ pin.

Remark p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

(3) During communication at same potential (CSI mode) (master mode, $\overline{\text{SCKp}}$... internal clock output, special slew rate)**($T_A = -40$ to $+105^\circ\text{C}$, $4.0\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCKp}}$ cycle time	t_{KCY1}		500 ^{Note 5}			ns
$\overline{\text{SCKp}}$ high-level width, low-level width	t_{KH1} , t_{KL1}		$t_{\text{KCY1}}/2 - 60$			ns
Slp setup time (to $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	t_{SIK1}		120			ns
Slp hold time (from $\overline{\text{SCKp}}\uparrow$) ^{Note 2}	t_{SH1}		80			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to SO _p output ^{Note 3}	t_{KSO1}	$C = 30\text{ pF}$ ^{Note 4}			90	ns

- Notes**
1. When $\text{DAP}_{\text{mn}} = 0$ and $\text{CKP}_{\text{mn}} = 0$, or $\text{DAP}_{\text{mn}} = 1$ and $\text{CKP}_{\text{mn}} = 1$. The Slp setup time becomes "to $\overline{\text{SCKp}}\downarrow$ " when $\text{DAP}_{\text{mn}} = 0$ and $\text{CKP}_{\text{mn}} = 1$ or $\text{DAP}_{\text{mn}} = 1$ and $\text{CKP}_{\text{mn}} = 0$.
 2. When $\text{DAP}_{\text{mn}} = 0$ and $\text{CKP}_{\text{mn}} = 0$ or $\text{DAP}_{\text{mn}} = 1$ and $\text{CKP}_{\text{mn}} = 1$. The Slp hold time becomes "from $\overline{\text{SCKp}}\uparrow$ " when $\text{DAP}_{\text{mn}} = 0$ and $\text{CKP}_{\text{mn}} = 1$ or $\text{DAP}_{\text{mn}} = 1$ and $\text{CKP}_{\text{mn}} = 0$.
 3. When $\text{DAP}_{\text{mn}} = 0$ and $\text{CKP}_{\text{mn}} = 0$, or $\text{DAP}_{\text{mn}} = 1$ and $\text{CKP}_{\text{mn}} = 1$. The delay time to SO_p output becomes "from $\overline{\text{SCKp}}\uparrow$ " when $\text{DAP}_{\text{mn}} = 0$ and $\text{CKP}_{\text{mn}} = 1$, or $\text{DAP}_{\text{mn}} = 1$ and $\text{CKP}_{\text{mn}} = 0$.
 4. C is the load capacitance of the $\overline{\text{SCKp}}$ and SO_p output lines.
 5. $t_{\text{KCY1}} \geq 4/f_{\text{CLK}}$ must also be satisfied.

Caution Select the normal input buffer for the Slp pin and normal output mode and special slew rate for the SO_p pin and $\overline{\text{SCKp}}$ pin.

Remark p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

(4) During communication at same potential (CSI mode) (slave mode, $\overline{\text{SCKp}}$... external clock input, normal slew rate)**($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCKp}}$ cycle time	t_{CY2}		$8/f_{\text{MCK}}$			ns
$\overline{\text{SCKp}}$ high-level width, low-level width	t_{KH2} , t_{KL2}		$t_{\text{CY2}}/2$			ns
Slp setup time (to $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	t_{SIK2}		$1/f_{\text{MCK}} + 20$			ns
Slp hold time (from $\overline{\text{SCKp}}\uparrow$) ^{Note 2}	t_{SI2}		$1/f_{\text{MCK}} + 31$			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOP output ^{Note 3}	t_{KS02}	$C = 30\text{ pF}$ ^{Note 4} $4.0\text{V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \leq 5.5\text{V}$			$2/f_{\text{MCK}} + 44$	ns
		$2.7\text{V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} < 4.0\text{V}$			$2/f_{\text{MCK}} + 57$	ns
$\overline{\text{SSIp}}$ setup time	t_{SSIK}	DAP = 0	120			ns
		DAP = 1	$1/f_{\text{MCK}} + 120$			ns
$\overline{\text{SSIp}}$ hold time	t_{KSSI}	DAP = 0	$1/f_{\text{MCK}} + 120$			ns
		DAP = 1	120			ns

- Notes**
1. When DAP_{m_n} = 0 and CKP_{m_n} = 0, or DAP_{m_n} = 1 and CKP_{m_n} = 1. The Slp setup time becomes "to $\overline{\text{SCKp}}\downarrow$ " when DAP_{m_n} = 0 and CKP_{m_n} = 1 or DAP_{m_n} = 1 and CKP_{m_n} = 0.
 2. When DAP_{m_n} = 0 and CKP_{m_n} = 0 or DAP_{m_n} = 1 and CKP_{m_n} = 1. The Slp hold time becomes "from $\overline{\text{SCKp}}\downarrow$ " when DAP_{m_n} = 0 and CKP_{m_n} = 1 or DAP_{m_n} = 1 and CKP_{m_n} = 0.
 3. When DAP_{m_n} = 0 and CKP_{m_n} = 0, or DAP_{m_n} = 1 and CKP_{m_n} = 1. The delay time to SOP output becomes "from $\overline{\text{SCKp}}\uparrow$ " when DAP_{m_n} = 0 and CKP_{m_n} = 1, or DAP_{m_n} = 1 and CKP_{m_n} = 0.
 4. C is the load capacitance of the $\overline{\text{SCKp}}$ and SOP output lines.

Caution Select the normal input buffer for the Slp, $\overline{\text{SCKp}}$ and $\overline{\text{SSIp}}$ pins and normal output mode for the SOP pin.

- Remarks**
1. p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)
 2. f_{MCK} : Serial array unit operation clock frequency

(5) During communication at same potential (CSI mode) (slave mode, $\overline{\text{SCKp}}$... external clock input, special slew rate)**($T_A = -40$ to $+105^\circ\text{C}$, $4.0\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)**


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCKp}}$ cycle time	$t_{\text{CY}2}$	$20\text{ MHz} < f_{\text{MCK}}$	$10/f_{\text{MCK}}$			ns
		$10\text{ MHz} < f_{\text{MCK}} \leq 20\text{ MHz}$	$8/f_{\text{MCK}}$			ns
		$f_{\text{MCK}} \leq 10\text{ MHz}$	$6/f_{\text{MCK}}$			ns
$\overline{\text{SCKp}}$ high-level width, low-level width	$t_{\text{KH}2}$, $t_{\text{KL}2}$		$t_{\text{CY}2}/2$			ns
SIp setup time (to $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	$t_{\text{SIK}2}$		$1/f_{\text{MCK}} + 50$			ns
SIp hold time (from $\overline{\text{SCKp}}\uparrow$) ^{Note 2}	$t_{\text{KSI}2}$		$1/f_{\text{MCK}} + 50$			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOp output ^{Note 3}	$t_{\text{KS}02}$	$C = 30\text{ pF}$ ^{Note 4}			$2/f_{\text{MCK}} + 80$	ns
$\overline{\text{SSIp}}$ setup time	t_{SSIK}	DAP = 0	120			ns
		DAP = 1	$1/f_{\text{MCK}} + 120$			ns
$\overline{\text{SSIp}}$ hold time	t_{KSSI}	DAP = 0	$1/f_{\text{MCK}} + 120$			ns
		DAP = 1	120			ns

- Notes 1.** When DAP_{mn} = 0 and CKP_{mn} = 0, or DAP_{mn} = 1 and CKP_{mn} = 1. The SIp setup time becomes "to $\overline{\text{SCKp}}\downarrow$ " when DAP_{mn} = 0 and CKP_{mn} = 1 or DAP_{mn} = 1 and CKP_{mn} = 0.
- 2.** When DAP_{mn} = 0 and CKP_{mn} = 0 or DAP_{mn} = 1 and CKP_{mn} = 1. The SIp hold time becomes "from $\overline{\text{SCKp}}\downarrow$ " when DAP_{mn} = 0 and CKP_{mn} = 1 or DAP_{mn} = 1 and CKP_{mn} = 0.
- 3.** When DAP_{mn} = 0 and CKP_{mn} = 0, or DAP_{mn} = 1 and CKP_{mn} = 1. The delay time to SOp output becomes "from $\overline{\text{SCKp}}\uparrow$ " when DAP_{mn} = 0 and CKP_{mn} = 1, or DAP_{mn} = 1 and CKP_{mn} = 0.
- 4.** C is the load capacitance of the $\overline{\text{SCKp}}$ and SOp output lines.


Caution Select the normal input buffer for the SIp, $\overline{\text{SCKp}}$ and $\overline{\text{SSIp}}$ pins and normal output mode and special slew rate for the SOp pin.

- Remarks 1.** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)
- 2.** f_{MCK} : Serial array unit operation clock frequency

CSI mode connection diagram (during communication at same potential)




CSI mode serial transfer timing (during communication at same potential)
(When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$)



Remark p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

CSI mode serial transfer timing (during communication at same potential)
 (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)



Remark p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)


(6) During communication at same potential (simplified I²C mode)
(SDAr: N-ch open-drain output (EV_{DD0} tolerance) mode, SCLr: normal output mode)

(T_A = -40 to +105°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCLr clock frequency	f _{SCL}				1000 ^{Note}	kHz
Hold time when SCLr = "L"	t _{LOW}		475			ns
Hold time when SCLr = "H"	t _{HIGH}		475			ns
Data setup time (reception)	t _{SU:DAT}		1/f _{MCK} + 85			ns
Data hold time (transmission)	t _{HD:DAT}	C _b = 50 pF, R _b = 2.7 kΩ	0		305	ns

Note f_{SCL} ≤ f_{MCK}/4 must also be satisfied.

Simplified I²C mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



Caution Select the normal input buffer and N-ch open-drain output mode for the SDAr pin and normal output mode for the SCLr pin.

- Remarks**
- R_b [Ω]: Communication line (SDAr) pull-up resistance, C_b [F]: Communication line (SCLr, SDAr) load capacitance
 - r: IICr (r = 00, 01, 10, 11)
 - f_{MCK}: Serial array unit operation clock frequency


(7) During communication at same potential (simplified I²C mode) (SDAr and SCLr: N-ch open-drain output (EV_{DD0} tolerance) mode)

(T_A = -40 to +105°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	f _{SCL}			400 ^{Note}	kHz
Hold time when SCLr = "L"	t _{LOW}	4.0 V ≤ V _{DD} ≤ 5.5 V, C _b = 100 pF, R _b = 1.7 kΩ	1300		ns
		2.7 V ≤ V _{DD} < 4.0 V, C _b = 100 pF, R _b = 2.7 kΩ			
Hold time when SCLr = "H"	t _{HIGH}	4.0 V ≤ V _{DD} ≤ 5.5 V, C _b = 100 pF, R _b = 1.7 kΩ	600		ns
		2.7 V ≤ V _{DD} < 4.0 V, C _b = 100 pF, R _b = 2.7 kΩ			
Data setup time (reception)	t _{SU: DAT}	4.0 V ≤ V _{DD} ≤ 5.5 V, C _b = 100 pF, R _b = 1.7 kΩ	1/f _{MCK} + 120		ns
		2.7 V ≤ V _{DD} < 4.0 V, C _b = 100 pF, R _b = 2.7 kΩ	1/f _{MCK} + 270		ns
Data hold time (transmission)	t _{HD: DAT}	4.0 V ≤ V _{DD} ≤ 5.5 V, C _b = 100 pF, R _b = 1.7 kΩ	0	300	ns
		2.7 V ≤ V _{DD} < 4.0 V, C _b = 100 pF, R _b = 2.7 kΩ			

Note f_{SCL} ≤ f_{MCK}/4 must also be satisfied.


Simplified I²C mode connection diagram (during communication at same potential)



Caution Select the normal input buffer and N-ch open-drain output mode for the SDAr pin and SCLr pin.

- Remarks**
1. R_b [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C_b [F]: Communication line (SDAr, SCLr) load capacitance, V_b[V]: Communication line voltage
 2. r: IICr (r = 00, 01, 10, 11)
 3. f_{MCK}: Serial array unit operation clock frequency

Simplified I²C mode serial transfer timing (during communication at same potential)



Remark r: IICr (r = 00, 01, 10, 11)


(8) Communication at different potential (UART mode) (TxD output buffer: N-ch open-drain, RxD input buffer: TTL)

($T_A = -40$ to $+105^\circ\text{C}$, $4.0\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$)


Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate	-	Reception	$2.7\text{ V} \leq V_b \leq EV_{DD0}$, $V_{IH} = 2.2\text{ V}$, $V_{IL} = 0.8\text{ V}$			$f_{MCK}/6$	bps
						Theoretical value of the maximum transfer rate ^{Note} ($C_b = 30\text{ pF}$)	5.3
		Transmission	$2.7\text{ V} \leq V_b \leq EV_{DD0}$, $V_{OH} = 2.2\text{ V}$, $V_{OL} = 0.8\text{ V}$			Smaller number of the values given by $f_{MCK}/6$ and expression 1 is applicable.	bps
						Theoretical value of the maximum transfer rate ^{Note} ($C_b = 30\text{ pF}$) Normal slew rate	5.3

Note Expression 1: Maximum transfer rate = $1 / \{[-C_b \times R_b \times \ln(1 - 2.2/V_b)] \times 3\}$

UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)



Caution Select the TTL input buffer for the RxD0 pin and RxD1 pin and N-ch open-drain output mode for the TxD0 pin and TxD1 pin.


- Remarks**
- R_b [Ω]: Communication line (TxD) pull-up resistance, C_b [F]: Communication line (TxD) load capacitance, V_b [V]: Communication line voltage
 - f_{MCK} : Serial array unit operation clock frequency

(9) During communication at different potential (3-V supply system) (CSI mode) (master mode, $\overline{\text{SCKp}}$... internal clock output, normal slew rate)**($T_A = -40$ to $+105^\circ\text{C}$, $4.0\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCKp}}$ cycle time	t_{CY1}	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD0}}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 1.4\text{ k}\Omega$	400 ^{Note3}			ns
$\overline{\text{SCKp}}$ high-level width	t_{KH1}	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD0}}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 1.4\text{ k}\Omega$	$t_{\text{CY1}}/2 - 75$			ns
$\overline{\text{SCKp}}$ low-level width	t_{KL1}	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD0}}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 1.4\text{ k}\Omega$	$t_{\text{CY1}}/2 - 20$			ns
Slp setup time (to $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	t_{SIK1}	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD0}}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 1.4\text{ k}\Omega$	150			ns
Slp setup time (to $\overline{\text{SCKp}}\downarrow$) ^{Note 2}	t_{SIK1}	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD0}}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 1.4\text{ k}\Omega$	70			ns
Slp hold time (from $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	t_{SH1}	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD0}}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 1.4\text{ k}\Omega$	30			ns
Slp hold time (from $\overline{\text{SCKp}}\downarrow$) ^{Note 2}	t_{SH1}	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD0}}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 1.4\text{ k}\Omega$	30			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOp output ^{Note1}	t_{KSO1}	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD0}}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 1.4\text{ k}\Omega$			120	ns
Delay time from $\overline{\text{SCKp}}\uparrow$ to SOp output ^{Note2}	t_{KSO1}	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD0}}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 1.4\text{ k}\Omega$			40	ns

- Notes 1.** When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$.
2. When $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$.
3. $t_{\text{CY1}} \geq 4/f_{\text{CLK}}$ must also be satisfied.


CSI mode connection diagram (during communication at different potential)




Caution Select the TTL input buffer for the Slp pin and N-ch open-drain output mode for the SOp pin and SCKp pin.

- Remarks**
1. R_b [Ω]: Communication line ($\overline{\text{SCKp}}$, SOp) pull-up resistance, C_b [F]: Communication line (SO, $\overline{\text{SCKp}}$) load capacitance, V_b [V]: Communication line voltage
 2. p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)
 3. AC characteristics of the serial array unit during communication at different potential in CSI mode are measured with the V_{IH} and V_{IL} below:
When $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$: $V_{IH} = 2.2\text{ V}$, $V_{IL} = 0.8\text{ V}$

CSI mode serial transfer timing (master mode) (during communication at different potential)
 (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)



CSI mode serial transfer timing (master mode) (during communication at different potential)
 (When DAPmn= 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)




(10) During communication at different potential (3-V supply system) (CSI mode) (slave mode, $\overline{\text{SCKp}}$... external clock input, normal slew rate)**($T_A = -40$ to $+105^\circ\text{C}$, $4.0\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
$\overline{\text{SCKp}}$ cycle time	t_{CY2}	$2.7\text{ V} \leq V_b \leq V_{\text{DD}}$	$24\text{ MHz} < f_{\text{MCK}}$	$14/f_{\text{MCK}}$			ns
			$20\text{ MHz} < f_{\text{MCK}} \leq 24\text{ MHz}$	$12/f_{\text{MCK}}$			ns
			$8\text{ MHz} < f_{\text{MCK}} \leq 20\text{ MHz}$	$10/f_{\text{MCK}}$			ns
			$4\text{ MHz} < f_{\text{MCK}} \leq 8\text{ MHz}$	$8/f_{\text{MCK}}$			ns
			$f_{\text{MCK}} \leq 4\text{ MHz}$	$6/f_{\text{MCK}}$			ns
$\overline{\text{SCKp}}$ high-level width, low-level width	t_{KH2} , t_{KL2}	$2.7\text{ V} \leq V_b \leq V_{\text{DD}}$	$t_{\text{CY2}}/2 - 20$			ns	
Slp setup time (to $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	t_{SIK2}		90			ns	
Slp hold time (from $\overline{\text{SCKp}}\uparrow$) ^{Note 2}	t_{SI2}		$1/f_{\text{MCK}} + 50$			ns	
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOp output ^{Note 3}	t_{KS02}	$2.7\text{ V} \leq V_b \leq V_{\text{DD}}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$			$2/f_{\text{MCK}} + 120$	ns	
$\overline{\text{SSIp}}$ setup time	t_{SSIK}	DAP = 0	120			ns	
		DAP = 1	$1/f_{\text{MCK}} + 120$			ns	
$\overline{\text{SSIp}}$ hold time	t_{SSI}	DAP = 0	$1/f_{\text{MCK}} + 120$			ns	
		DAP = 1	120			ns	

- Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes "to $\overline{\text{SCKp}}\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.
- 2.** When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from $\overline{\text{SCKp}}\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.
- 3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from $\overline{\text{SCKp}}\uparrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


CSI mode connection diagram (during communication at different potential)




Caution Select the TTL input buffer for the SIp , $\overline{\text{SCKp}}$ and $\overline{\text{SSIp}}$ pins and N-ch open-drain output mode for the SOp pin.

- Remarks**
- R_b [Ω]: Communication line (SOp) pull-up resistance, C_b [F]: Communication line (SOp) load capacitance, V_b [V]: Communication line voltage
 - p : CSIp ($p = 00, 01, 10, 11$), m : Unit m ($m = 0, 1$), n : Channel n ($n = 0, 1$)
 - AC characteristics of the serial array unit during communication at different potential in CSI mode are measured with the V_{IH} and V_{IL} below:
When $4.0 \text{ V} \leq E_{VDD0} \leq 5.5 \text{ V}$, $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$: $V_{IH} = 2.2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$

CSI mode serial transfer timing (slave mode) (during communication at different potential)
 (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)



CSI mode serial transfer timing (slave mode) (during communication at different potential)
 (When DAPmn= 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)





- (11) During communication at different potential (3-V supply system) (simplified I²C mode)
 (SDAr: TTL input buffer mode or N-ch open-drain output (EV_{DD0} tolerance) mode, SCLr: N-ch open-drain output (EV_{DD0} tolerance) mode)

(T_A = -40 to +105°C, 4.0 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	f _{SCL}	2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 1.4 kΩ		400 ^{Note}	kHz
Hold time when SCLr = "L"	t _{LOW}	2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 1.4 kΩ	1200		ns
Hold time when SCLr = "H"	t _{HIGH}	2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 1.4 kΩ	600		ns
Data setup time (reception)	t _{SU-DAT}	2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 1.4 kΩ	135 + 1/f _{MCK}		ns
Data hold time (transmission)	t _{HD-DAT}	2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 1.4 kΩ	0	140	ns

Note f_{SCL} ≤ f_{MCK}/4 must also be satisfied.

Simplified I²C mode connection diagram (during communication at different potential)Simplified I²C mode serial transfer timing (during communication at different potential)

Caution Select the TTL input buffer and the N-ch open-drain output mode for the SDAr pin and N-ch open-drain output mode for the SCLr pin.

- Remarks**
1. R_b [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C_b [F]: Communication line (SDAr, SCLr) load capacitance, V_b [V]: Communication line voltage
 2. f_{MCK}: Serial array unit operation clock frequency

3.5.2 Serial Interface IICA


($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$)

Parameter	Symbol	Conditions	Normal Mode		Fast Mode		Fast Mode Plus		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	f_{SCL}	Fast mode plus: $10\text{ MHz} \leq f_{CLK}$					0	1000	kHz
		Fast mode: $3.5\text{ MHz} \leq f_{CLK}$			0	400			kHz
		Normal mode: $1\text{ MHz} \leq f_{CLK}$	0	100					kHz
Setup time of restart condition ^{Note 1}	$t_{SU:STA}$		4.7		0.6		0.26		μs
Hold time	$t_{HD:STA}$		4.0		0.6		0.26		μs
Hold time when SCLA0 = "L"	t_{LOW}		4.7		1.3		0.5		μs
Hold time when SCLA0 = "H"	t_{HIGH}		4.0		0.6		0.26		μs
Data setup time (reception)	$t_{SU:DAT}$		250		100		50		ns
Data hold time (transmission) ^{Note 2}	$t_{HD:DAT}$		0	3.45	0	0.9	0		μs
Setup time of stop condition	$t_{SU:STO}$		4.0		0.6		0.26		μs
Bus-free time	t_{BUF}		4.7		1.3		0.5		μs

- Notes**
- The first clock pulse is generated after this period when the start/restart condition is detected.
 - The maximum value (MAX.) of $t_{HD:DAT}$ is during normal transfer and a wait state is inserted in the \overline{ACK} (acknowledge) timing.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

- Standard mode: $C_b = 400\text{ pF}$, $R_b = 2.7\text{ k}\Omega$
- Fast mode: $C_b = 320\text{ pF}$, $R_b = 1.1\text{ k}\Omega$
- Fast mode plus: $C_b = 120\text{ pF}$, $R_b = 1.1\text{ k}\Omega$



3.5.3 On-chip Debug (UART)**(T_A = -40 to +105°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	-		115.2 k		1 M	bps

3.5.4 LIN/UART Module (RLIN3) UART Mode**(T_A = -40 to +105°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate	-	Operation mode, HALT mode	LIN communication clock source (f _{CLK} or f _{MX}): 4 to 32 MHz			5333	kbps
		SNOOZE mode	LIN communication clock source (f _{CLK}): 1 to 32 MHz FRQSEL4 = 0 in the user option byte (000C2H/020C2H)			4.8	
			LIN communication clock source (f _{CLK}): 1 to 32 MHz FRQSEL4 = 1 in the user option byte (000C2H/020C2H)			2.4	

3.6 Analog Characteristics

3.6.1 A/D Converter Characteristics

(1) When $AV_{REF}(+) = AV_{REFP}/ANI0$ ($ADREFP1 = 0, ADREFP0 = 1$), $AV_{REF}(-) = AV_{REFM}/ANI1$ ($ADREFM = 1$), target ANI pin: ANI2 to ANI23 (power supply: V_{DD})

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$, Reference voltage (+) = AV_{REFP} ,

Reference voltage (-) = $AV_{REFM} = 0\text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution $AV_{REFP} = V_{DD}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		± 1.2	± 3.0	LSB
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		± 1.2	± 3.5	LSB
Conversion time	t_{CONV}	10-bit resolution $AV_{REFP} = V_{DD}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	2.125		39	μs
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$	3.1875		39	μs
Zero-scale error ^{Notes 1, 2}	EZS	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.25	%FSR
Full-scale error ^{Notes 1, 2}	EFS	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.25	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 2.5	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 1.5	LSB
Reference voltage (+)	AV_{REFP}			2.7		V_{DD}	V
Analog input voltage	V_{AIN}			0		AV_{REFP}	V
Internal reference voltage (+)	V_{BGR}	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		1.38	1.45	1.5	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

(2) When $AV_{REF}(+) = AV_{REFP}/ANI0$ ($ADREFP1 = 0, ADREFP0 = 1$), $AV_{REF}(-) = AV_{REFM}/ANI1$ ($ADREFM = 1$), target ANI pin: ANI24 to ANI30 (power supply: EV_{DD0})

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$, Reference voltage (+) = AV_{REFP} , Reference voltage (-) = $AV_{REFM} = 0\text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution $AV_{REFP} = V_{DD}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		± 1.2	± 4.5	LSB
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		± 1.2	± 5.0	LSB
Conversion time	t_{CONV}	10-bit resolution $AV_{REFP} = V_{DD}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	2.125		39	μs
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$	3.1875		39	μs
Zero-scale error ^{Notes 1, 2}	EZS	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.35	%FSR
Full-scale error ^{Notes 1, 2}	EFS	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.35	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 3.5	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 2.0	LSB
Reference voltage (+)	AV_{REFP}			2.7		V_{DD}	V
Analog input voltage	V_{AIN}			0		AV_{REFP} and EV_{DD0}	V
Internal reference voltage (+)	V_{BGR}	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		1.38	1.45	1.5	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

(3) When $AV_{REF}(+) = V_{DD}$ ($ADREFP1 = 0$, $ADREFP0 = 0$), $AV_{REF}(-) = V_{SS}$ ($ADREFM = 0$), target ANI pin: ANI0 to ANI23, ANI24 to ANI30

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$, Reference voltage (+) = V_{DD} ,

Reference voltage (-) = V_{SS})

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution ANI0 to ANI23	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		± 1.2	± 5.0	LSB
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		± 1.2	± 5.5	LSB
		10-bit resolution ANI24 to ANI30	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		± 1.2	± 6.5	LSB
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		± 1.2	± 7.0	LSB
Conversion time	t_{CONV}	10-bit resolution	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	2.125		39	μs
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$	3.1875		39	μs
Zero-scale error ^{Notes 1, 2}	EVS	10-bit resolution ANI0 to ANI23	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.50	%FSR
		10-bit resolution ANI24 to ANI30	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.60	%FSR
Full-scale error ^{Notes 1, 2}	EFS	10-bit resolution ANI0 to ANI23	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.50	%FSR
		10-bit resolution ANI24 to ANI30	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.60	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution ANI0 to ANI23	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 3.5	LSB
		10-bit resolution ANI24 to ANI30	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 4.0	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 2.0	LSB
Analog input voltage	V_{AIN}	ANI0 to ANI23 ^{Note 3}		0		V_{DD}	V
		ANI24 to ANI30 ^{Note 3}		EV_{SS}		EV_{DD0}	V
Internal reference voltage (+)	V_{BGR}	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		1.38	1.45	1.5	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. The number of pins depends on the product. For details, refer to **2.1 Pin Function List**.

(4) When $AV_{REF}(+) =$ internal reference voltage ($ADREFP1 = 1, ADREFP0 = 0$), $AV_{REF}(-) = AV_{REFM}/ANI1$ ($ADREFM = 1$), target ANI pin: ANI0, ANI2 to ANI23, ANI24 to ANI30

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$, Reference voltage (+) = V_{BGR} ,

Reference voltage (-) = $AV_{REFM} = 0\text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8			bit
Conversion time	t_{CONV}	8-bit resolution	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	17		39	μs
Zero-scale error ^{Notes 1, 2}	EZS	8-bit resolution	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 2.0	LSB
Differential linearity error ^{Note 1}	DLE	8-bit resolution	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 1.0	LSB
Reference voltage (+)	V_{BGR}			1.38	1.45	1.5	V
Analog input voltage	V_{AIN}			0		V_{BGR}	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3.6.2 Temperatures Sensor Characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V_{TMPS25}	Setting ADS register = 80H, $T_A = +25^\circ\text{C}$		1.1		V
Reference output voltage	V_{CONST}	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	F_{VTMPS}	Temperature sensor that depends on the temperature		-3.3		mV/ $^\circ\text{C}$
Operation stabilization wait time	t_{AMP}		5			μs

3.6.3 D/A Converter Characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Resolution	RES				8	bit	
Overall error	AINL	$R_{load} = 4\text{ M}\Omega$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 2.5	LSB
		$R_{load} = 8\text{ M}\Omega$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 2.5	LSB
Settling time	t_{SET}	$C_{load} = 20\text{ pF}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			3	μs

3.6.4 Comparator Characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input offset voltage	V_{IOCOMP}			± 5	± 40	mV
Input voltage range	V_{ICMP}		0		V_{DD}	V
Response time	t_{CR} , t_{CF}	Input amplitude $\pm 100\text{ mV}$		70	200	ns
Stabilization wait time during input channel switching ^{Note 1}	t_{WAIT}	Input amplitude $\pm 100\text{ mV}$	300			ns
Operation stabilization wait time ^{Note 2}	t_{CMP}	$3.3\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	1			μs
		$2.7\text{ V} \leq V_{DD} < 3.3\text{ V}$	3			μs

- Notes**
1. Period of time from when the comparator input channel is switched until the comparator is switched to output
 2. Period of time from when the comparator operation is enabled (HCOMPON bit in CMPCTL is set to 1) until the comparator satisfies the DC/AC characteristics.


3.6.5 POR Circuit Characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage ^{Note 1}	V_{POR}	Power supply rise time	1.48	1.56	1.62	V
	V_{PDR}	Power supply fall time	1.47	1.55	1.61	V
Minimum pulse width ^{Note 2}	T_{PW}		300			μs
Detection delay time	T_{PD}				350	μs

Notes 1. This indicates the POR circuit characteristics, and normal operation is not guaranteed under the condition of less than lower limit operation voltage (2.7 V).

2. Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR} .



3.6.6 LVD Circuit Characteristics

(1) LVD detection voltage of interrupt mode or reset mode

(T_A = -40 to +105°C, V_{PDR} ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V _{LVD0}	Power supply rise time	4.62	4.74	4.84	V
		Power supply fall time	4.52	4.64	4.74	V
	V _{LVD1}	Power supply rise time	4.50	4.62	4.72	V
		Power supply fall time	4.40	4.52	4.62	V
	V _{LVD2}	Power supply rise time	4.30	4.42	4.51	V
		Power supply fall time	4.21	4.32	4.41	V
	V _{LVD3}	Power supply rise time	3.13	3.22	3.29	V
		Power supply fall time	3.07	3.15	3.22	V
	V _{LVD4}	Power supply rise time	2.95	3.02	3.09	V
		Power supply fall time	2.89	2.96	3.02	V
V _{LVD5}	Power supply rise time	2.74	2.81	2.87	V	
	Power supply fall time	2.68 ^{Note}	2.75	2.81	V	
Minimum pulse width	t _{LW}		300			μs
Detection delay time	t _{LD}				300	μs

Note The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when V_{DD} = 2.7 V) is possible until a reset is effected at the power supply falling time.

(2) LVD detection voltage of interrupt & reset mode

(T_A = -40 to +105°C, V_{PDR} ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Interrupt and reset mode	V _{LVD5}	VPOC2, VPOC1, VPOC0 = 0, 0, 1 ^{Note 1} , falling reset voltage: 2.75 V	2.68 ^{Note 2}	2.75	2.81	V	
	V _{LVD2}	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.30	4.42	4.51	V
			Falling interrupt voltage	4.21	4.32	4.41	V
	V _{LVD5}	VPOC2, VPOC1, VPOC0 = 0, 1, 0 ^{Note 1} , falling reset voltage: 2.75 V	2.68 ^{Note 2}	2.75	2.81	V	
	V _{LVD1}	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.50	4.62	4.72	V
			Falling interrupt voltage	4.40	4.52	4.62	V
	V _{LVD5}	VPOC2, VPOC1, VPOC0 = 0, 1, 1 ^{Note 1} , falling reset voltage: 2.75 V	2.68 ^{Note 2}	2.75	2.81	V	
	V _{LVD3}	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	3.13	3.22	3.29	V
			Falling interrupt voltage	3.07	3.15	3.22	V
	V _{LVD0}	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.62	4.74	4.84	V
			Falling interrupt voltage	4.52	4.64	4.74	V

Notes 1. These values indicate setting values of option bytes.

2. The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when V_{DD} = 2.7 V) is possible until a reset is effected at the power supply falling time.

3.7 Power Supply Voltage Rising Time

($T_A = -40$ to $+105^\circ\text{C}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Maximum power supply voltage rising slope	S_{Vmax}	0 V \rightarrow V_{DD} ($V_{POC2} = 0$ or 1 ^{Note 2})			50 ^{Note 3}	V/ms
Minimum power supply voltage rising slope ^{Note 1}	S_{Vmin}	0 V \rightarrow 2.7 V	6.5			V/ms


- Notes 1.** The minimum power supply voltage rising slope is applied only under the following condition.
 When the voltage detection (LVD) circuit is not used ($V_{POC2} = 1$) and an external reset circuit is not used or when a reset is not effected until $V_{DD} = 2.7$ V.
- 2.** These values indicate setting values of option bytes.
- 3.** If the power supply drops below V_{PDR} and a POR reset is effected, this specification is also applied when the power supply is recovered without dropping to 0 V.

3.8 RAM Data Retention Characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V_{DDDR}		1.47 ^{Note}		5.5	V

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



3.9 Flash Memory Programming Characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	f _{CLK}		1		32	MHz
Number of code flash rewrites Notes 1, 2, 3	C _{erwr}	Retained for 20 years $T_A = +85^\circ\text{C}$ Note 4	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 20 years $T_A = +85^\circ\text{C}$ Note 4	10,000			
		Retained for 5 years $T_A = +85^\circ\text{C}$ Note 4	100,000			
Erase time	T _{erasa}	Block erase	5			ms
Write time	T _{wrwa}	1 word write	10			μs

- Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The starting point of the retaining years are after the erase.
- 2.** When using flash memory programmer and Renesas Electronics self programming library
 - 3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
 - 4.** The specified data retention time is given under the condition that the average temperature (T_A) is 85°C or below.

4. ELECTRICAL SPECIFICATIONS (GRADE K)

- Cautions**
1. RL78/F13 and RL78/F14 have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 2. With products not provided with an EV_{DD0}, EV_{DD1}, EV_{SS0}, or EV_{SS1} pin, replace EV_{DD0} and EV_{DD1} with V_{DD}, or replace EV_{SS0} and EV_{SS1} with V_{SS}.
 3. The pins mounted depending on the product. For details, refer to 1.5 Pin Configurations and 2.1 Pin Function List.
 4. The products are classified into the following five groups according to the product type, pin count, and code flash memory size. In this chapter, the products are referred to by group names depending on the content. In this case, refer to the following classification.
 - Group A: RL78/F13 (LIN incorporated) products with 20, 30, 32, 48, or 64 pins and 16 Kbytes to 64 Kbytes of code flash memory
 - Group B: RL78/F13 (LIN incorporated) products with 48 or 64 pins and 96 Kbytes to 128 Kbytes of code flash memory or with 80 pins and 64 Kbytes to 128 Kbytes of code flash memory
 - Group C: RL78/F13 (CAN and LIN incorporated) products with 30, 32, 48, 64, or 80 pins and 32 Kbytes to 128 Kbytes of code flash memory
 - Group D: RL78/F14 products with 30, 32, 48, 64, or 80 pins and 48 Kbytes to 96 Kbytes of code flash memory
 - Group E: RL78/F14 products with 48, 64, or 80 pins and 128 Kbytes to 256 Kbytes of code flash memory or with 100 pins and 64 Kbytes to 256 Kbytes of code flash memory

4.1 Absolute Maximum Ratings

(1/2)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V_{DD}		-0.5 to +6.5	V
	EV_{DD0} , EV_{DD1}	$EV_{DD0} = EV_{DD1}$	-0.5 to +6.5	V
	V_{SS}		-0.5 to +0.3	V
	EV_{SS0} , EV_{SS1}	$EV_{SS0} = EV_{SS1}$	-0.5 to +0.3	V
REGC pin input voltage	V_{IREGC}	REGC	-0.3 to +2.8 and -0.3 to $V_{DD}+0.3$ ^{Note 1}	V
Input voltage	V_{I1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note 4} , P106, P107, P120, P125 to P127, P140, P150 to P157	-0.3 to $EV_{DD0}+0.3$ and -0.3 to $V_{DD}+0.3$ ^{Note 2}	V
	V_{I2}	P33, P34, P80 to P87, P90 to P97 ^{Note 4} , P100 to P105, P121 to P124, P137, RESET	-0.3 to $V_{DD}+0.3$ ^{Note 2}	V
Output voltage	V_{O1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note 4} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157	-0.3 to $EV_{DD0}+0.3$ and -0.3 to $V_{DD}+0.3$ ^{Note 2}	V
	V_{O2}	P33, P34, P80 to P87, P90 to P97 ^{Note 4} , P100 to P105	-0.3 to $V_{DD}+0.3$	V
Analog input voltage	V_{AI1}	ANI24 to ANI30	-0.3 to $EV_{DD0}+0.3$ and -0.3 to $AV_{REF(+)}+0.3$ ^{Notes 2, 3}	V
	V_{AI2}	ANI0 to ANI23	-0.3 to $V_{DD}+0.3$ and -0.3 to $AV_{REF(+)}+0.3$ ^{Notes 2, 3}	V

Notes 1. Connect the REGC pin to V_{SS} via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

2. Must be 6.5 V or lower.

3. For pins to be used in A/D conversion, the voltage should not exceed the value $AV_{REF(+)} + 0.3$.

4. For pin I/O buffer power supplies, refer to **Table 2-1 Pin I/O Buffer Power Supplies**.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(2/2)

Parameter	Symbol	Conditions		Ratings	Unit
Output current, high	I _{OH1}	Per pin	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157	-40	mA
		Total of all pins -170 mA	P01, P02, P40 to P47, P92 to P97 ^{Note} , P120, P125 to P127, P150 to P153	-70	mA
			P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157	-100	mA
	I _{OH2}	Per pin	P33, P34, P80 to P87, P90 to P97 ^{Note} , P100 to P105	-0.5	mA
		Total of all pins		-2	mA
	Output current, low	I _{OL1}	Per pin	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157	40
Total of all pins 170 mA			P01, P02, P40 to P47, P92 to P97 ^{Note} , P120, P125 to P127, P150 to P153	70	mA
			P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157	100	mA
I _{OL2}		Per pin	P33, P34, P80 to P87, P90 to P97 ^{Note} , P100 to P105	1	mA
		Total of all pins		5	mA
Operating ambient temperature		T _A	In normal operation mode		-40 to +125
	In flash memory programming mode				
Storage temperature	T _{stg}			-65 to +150	°C

Note For pin I/O buffer power supplies, refer to **Table 2-1 Pin I/O Buffer Power Supplies**.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

4.2 Oscillator Characteristics

4.2.1 Main System Clock Oscillator Characteristics

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator/ Crystal resonator		X1 clock oscillation frequency (fx)	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	1.0		20.0	MHz

- Cautions**
1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 2. Customers are requested to consult the resonator manufacturer to select an appropriate resonator and to determine the proper oscillation constant. Customers are also requested to adequately evaluate the oscillation on their system. Determine the X1 clock oscillation stabilization time using the oscillation stabilization time of the oscillation stabilization time counter status register (OSTC) and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

4.2.2 On-chip Oscillator Characteristics

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)

Oscillators	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency ^{Note}	f_{H}		1		48	MHz
High-speed on-chip oscillator clock frequency accuracy	-		-3		+3	%
Low-speed on-chip oscillator clock frequency	f_{L} , f_{WDT}			15		kHz
Low-speed on-chip oscillator clock frequency accuracy	-		-15		+15	%

Note High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H/020C2H) and bits 0 to 2 of the HOCODIV register.

4.2.3 Subsystem Clock Oscillator Characteristics

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)

Resonator	Recommended Circuit	Item	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		XT1 clock oscillation frequency (f_{XT1})	$2.7\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$	29.0	32.768	35.0	kHz

Cautions 1. When using the XT1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as V_{SS} .
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
2. The XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption and thus required to be adequately evaluated on the system. Customers are requested to consult the resonator manufacturer to select an appropriate resonator and to determine the proper oscillation constant.

4.2.4 PLL Circuit Characteristics

(T_A = -40 to +125°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Resonator	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
PLL input enable clock frequency ^{Note 1}	f _{PLLI}	PLLMUL = 0	PLLDIV0 = 0	3.92	4.0	4.08	MHz
			PLLDIV0 = 1	7.84	8.0	8.16	MHz
		PLLMUL = 1	PLLDIV0 = 0	3.92	4.0	4.08	MHz
			PLLDIV0 = 1	7.84	8.0	8.16	MHz
PLL output frequency (center value)	f _{PLL}	PLLMUL = 0	PLLDIV0 = 0	f _{PLLI} × 12/2		MHz	
			PLLDIV0 = 1	f _{PLLI} × 12/4		MHz	
		PLLMUL = 1 ^{Note 4}	PLLDIV0 = 0 ^{Note 4}	f _{PLLI} × 16/2		MHz	
			PLLDIV0 = 1	f _{PLLI} × 16/4		MHz	
Long-term jitter ^{Notes 2, 3}	t _{LJ}	f _{PLL} = 24 MHz (480 counts)	-2		+2	ns	
		f _{PLL} = 32 MHz (640 counts)	-2		+2	ns	
		f _{PLL} = 48 MHz (960 counts)	-2		+2	ns	

- Notes**
1. If the high-speed on-chip oscillator clock is to be selected as the PLL input clock, the minimum and maximum values will reflect the range of accuracy of the oscillation frequency by the high-speed on-chip oscillator clock.
 2. Guaranteed by design, but not tested before shipment.
 3. Indicates 20 μs.
 4. Setting of PLLMUL = 1 and PLLDIV0 = 0 is prohibited when f_{PLLI} > 6 MHz.

4.3 DC Characteristics

4.3.1 Pin Characteristics

For the relationship between the port pins shown in the following tables and the products, refer to **2. PIN FUNCTIONS**.

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$) (1/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
Output current, high ^{Note 1}	I _{OH1}	Per pin for P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note 3} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$			-5.0	mA	
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			-3.0	mA	
		Per pin for P10, P12, P14, P30, P120, P140 (special slew rate)	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$			-0.6	mA	
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			-0.2	mA	
		Total of P01, P02, P40 to P47, P92 to P97 ^{Note 3} , P120, P125 to P127, P150 to P153 (for duty factors $\leq 70\%$ ^{Note 2})	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$			-20.0	mA	
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			-10.0	mA	
		Total of P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157 (for duty factors $\leq 70\%$ ^{Note 2})	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$			-30.0	mA	
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			-19.0	mA	
		Total of all pins (for duty factors $\leq 70\%$ ^{Note 2})	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$			-42.0	mA	
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			-29.0	mA	
		I _{OH2}	Per pin for P33, P34, P80 to P87, P90 to P97 ^{Note 3} , P100 to P105	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			-0.1	mA
				Total of all pins (for duty factors $\leq 70\%$ ^{Note 2})	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			-2.0

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from pins EV_{DD0} , EV_{DD1} and V_{DD} to an output pin.

2. These output current values are obtained under the condition that the duty factor is no greater than 70%. The output current values when the duty factor is changed to a value greater than 70% can be calculated from the following expression (when the duty factor is changed to n%).

- Total output current of pins $(I_{OH} \times 0.7)/(n \times 0.01)$

<Example> Where $n = 80\%$ and $I_{OH} = -10.0\text{ mA}$

Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7\text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

3. For pin I/O buffer power supplies, refer to **Table 2-1 Pin I/O Buffer Power Supplies**.

Caution **P10 to P17, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode. P10 to P12 and P70 to P72 of the Group A products do not support N-ch open-drain mode.**

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$) (2/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Output current, low ^{Note 1}	I _{OL1}	Per pin for P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note 3} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$		8.5	mA	
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$		4.0	mA	
		Per pin for P10, P12, P14, P30, P120, P140 (special slew rate)	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$		0.59	mA	
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$		0.07	mA	
		Total of P01, P02, P40 to P47, P92 to P97 ^{Note 3} , P120, P125 to P127, P150 to P153 (for duty factors $\leq 70\%$ ^{Note 2})	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$		20.0	mA	
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$		15.0	mA	
		Total of P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157 (for duty factors $\leq 70\%$ ^{Note 2})	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$		45.0	mA	
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$		35.0	mA	
		Total of all pins (for duty factors $\leq 70\%$ ^{Note 2})	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$		65.0	mA	
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$		50.0	mA	
		I _{OL2}	Per pin for P33, P34, P80 to P87, P90 to P97 ^{Note 3} , P100 to P105	$2.7\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$		0.4	mA
				$2.7\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$		5.0	mA
	Total of all pins (for duty factors $\leq 70\%$ ^{Note 2})	$2.7\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$		5.0	mA		

Notes 1. Value of current at which the device operation is guaranteed even if the current flows to the EV_{SS0}, EV_{SS1} and V_{SS} pins from an output pin.

2. These output current values are obtained under the condition that the duty factor is no greater than 70%. The output current values when the duty factor is changed to a value greater than 70% can be calculated from the following expression (when the duty factor is changed to n%).

- Total output current of pins $(I_{OL} \times 0.7)/(n \times 0.01)$

<Example> Where $n = 80\%$ and $I_{OL} = 10.0\text{ mA}$

Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7\text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

3. For pin I/O buffer power supplies, refer to **Table 2-1 Pin I/O Buffer Power Supplies**.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$) (3/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	$V_{\text{IH}1}$	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157 (Schmitt 1 mode)	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$	0.65 $\text{EV}_{\text{DD}0}$		$\text{EV}_{\text{DD}0}^{\text{Note 1}}$	V
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$	0.7 $\text{EV}_{\text{DD}0}$		$\text{EV}_{\text{DD}0}^{\text{Note 1}}$	V
	$V_{\text{IH}2}$	P10, P11, P13, P14, P16, P17, P30, P43, P50, P52 to P54, P60 to P63, P70, P71, P73, P75 to P77, P107, P125, P150, P152, P153 (Schmitt 3 mode)	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$	0.8 $\text{EV}_{\text{DD}0}$		$\text{EV}_{\text{DD}0}^{\text{Note 1}}$	V
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$	0.85 $\text{EV}_{\text{DD}0}$		$\text{EV}_{\text{DD}0}^{\text{Note 1}}$	V
	$V_{\text{IH}3}$	P10, P11, P13, P14, P16, P17, P30, P54, P62, P63, P70, P71, P73, P125 (TTL mode)	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$	2.2		$\text{EV}_{\text{DD}0}^{\text{Note 1}}$	V
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$	2.0		$\text{EV}_{\text{DD}0}^{\text{Note 1}}$	V
	$V_{\text{IH}4}^{\text{Note 2}}$	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137 (fixed to Schmitt 3 mode)	$4.0\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$	0.8 V_{DD}		V_{DD}	V
			$2.7\text{ V} \leq \text{V}_{\text{DD}} < 4.0\text{ V}$	0.85 V_{DD}		V_{DD}	V
	$V_{\text{IH}5}$	RESET (fixed to Schmitt 1 mode)	$4.0\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$	0.65 V_{DD}		V_{DD}	V
			$2.7\text{ V} \leq \text{V}_{\text{DD}} < 4.0\text{ V}$	0.7 V_{DD}		V_{DD}	V
	$V_{\text{IH}6}$	P121 to P124, EXCLK, EXCLKS (fixed to Schmitt 2 mode)	$4.0\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$	0.8 V_{DD}		V_{DD}	V
			$2.7\text{ V} \leq \text{V}_{\text{DD}} < 4.0\text{ V}$	0.8 V_{DD}		V_{DD}	V

Notes 1. The maximum value of V_{IH} of the pins P10 to P17, P60 to P63, P70 to P72, and P120 is $\text{EV}_{\text{DD}0}$, even in N-ch open-drain mode.

2. P92 to P96 of the Group A products are fixed to Schmitt 1 mode.

P96 and P97 of the Group B, C, and D products are fixed to Schmitt 1 mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$) (4/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, low	V _{IL1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157 (Schmitt 1 mode)	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$	0		0.35 EV _{DD0}	V
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$	0		0.3 EV _{DD0}	V
	V _{IL2}	P10, P11, P13, P14, P16, P17, P30, P43, P50, P52 to P54, P60 to P63, P70, P71, P73, P75 to P77, P107, P125, P150, P152, P153 (Schmitt 3 mode)	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$	0		0.5 EV _{DD0}	V
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$	0		0.4 EV _{DD0}	V
	V _{IL3}	P10, P11, P13, P14, P16, P17, P30, P54, P62, P63, P70, P71, P73, P125 (TTL mode)	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$	0		0.8	V
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$	0		0.5	V
	V _{IL4} Note	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137 (fixed to Schmitt 3 mode)	$4.0\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$	0		0.5 V _{DD}	V
			$2.7\text{ V} \leq \text{V}_{\text{DD}} < 4.0\text{ V}$	0		0.4 V _{DD}	V
	V _{IL5}	RESET (fixed to Schmitt 1 mode)	$4.0\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$	0		0.35 V _{DD}	V
			$2.7\text{ V} \leq \text{V}_{\text{DD}} < 4.0\text{ V}$	0		0.3 V _{DD}	V
	V _{IL6}	P121 to P124, EXCLK, EXCLKS (fixed to Schmitt 2 mode)	$4.0\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$	0		0.2 V _{DD}	V
			$2.7\text{ V} \leq \text{V}_{\text{DD}} < 4.0\text{ V}$	0		0.2 V _{DD}	V

Note P92 to P96 of the Group A products are fixed to Schmitt 1 mode.
P96 and P97 of the Group B, C, and D products are fixed to Schmitt 1 mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$) (5/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate)	4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OH1} = -5.0 mA	EV _{DD0} - 0.9		V
			2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OH1} = -3.0 mA	EV _{DD0} - 0.7		V
			2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OH1} = -1.0 mA	EV _{DD0} - 0.5		V
	V _{OH2}	P33, P34, P80 to P87, P90 to P97 ^{Note} , P100 to P105	2.7 V ≤ V _{DD} ≤ 5.5 V I _{OH2} = -100 μA	V _{DD} -0.5		V
	V _{OH3}	P10, P12, P14, P30, P120, P140 (special slew rate)	4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OH3} = -0.6 mA	EV _{DD0} - 0.8		V
			2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OH3} = -0.2 mA	EV _{DD0} - 0.5		V
Output voltage, low	V _{OL1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate)	4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 8.5 mA		0.7	V
			4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 4.0 mA		0.4	V
			2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 4.0 mA		0.7	V
			2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 1.5 mA		0.4	V
	V _{OL2}	P33, P34, P80 to P87, P90 to P97 ^{Note} , P100 to P105	2.7 V ≤ V _{DD} ≤ 5.5 V I _{OL2} = 400 μA		0.4	V
	V _{OL3}	P10, P12, P14, P30, P120, P140 (special slew rate)	4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL3} = 0.6 mA		0.8	V
			2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL3} = 0.07 mA		0.5	V

Note For pin I/O buffer power supplies, refer to **Table 2-1 Pin I/O Buffer Power Supplies**.

Caution P10 to P17, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$) (6/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
Input leakage current, high	I _{LIH1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note} , P106, P107, P120, P125 to P127, P140, P150 to P157	V _i = EV _{DD0}		1	μA		
			V _i = V _{DD}		1	μA		
	I _{LIH3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	V _i = V _{DD}		1	μA		
			In resonator connection		10	μA		
Input leakage current, low	I _{LIL1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note} , P106, P107, P120, P125 to P127, P140, P150 to P157	V _i = EV _{SS0}		-1	μA		
			V _i = V _{SS}		-1	μA		
	I _{LIL3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	V _i = V _{SS}		-1	μA		
			In resonator connection		-10	μA		
On-chip pull-up resistance	R _U	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97, P100 to P107, P120, P125 to P127, P140, P150 to P157	V _i = EV _{SS0} , in input port		10	20	100	kΩ

Note For pin I/O buffer power supplies, refer to **Table 2-1 Pin I/O Buffer Power Supplies**.

Caution P10 to P17, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

4.3.2 Supply Current Characteristics

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$) (1/3)

Items	Symbol	Conditions					MIN.	TYP.	MAX.	Unit			
Supply current Note 1	I _{DD1}	Operating mode	Normal operation Note 2	High-speed on-chip oscillator clock operation	$f_{IH} = 48\text{ MHz}$	$f_{CLK} = 24\text{ MHz}$ Notes 3, 4		5.1	12.0	mA			
					$f_{IH} = 24\text{ MHz}$	$f_{CLK} = f_{IH}$ Notes 3, 4		4.8	11.0	mA			
					$f_{IH} = 1\text{ MHz}$	$f_{CLK} = f_{IH}$ Notes 3, 4		1.0	2.5	mA			
				Resonator operation	$f_{MX} = 20\text{ MHz}$	$f_{CLK} = f_{MX}$ Notes 3, 5		4.2	9.0	mA			
					$f_{MX} = 1\text{ MHz}$	$f_{CLK} = f_{MX}$ Notes 3, 5		0.9	2.5	mA			
				Resonator operation (PLL operation) (PLL input clock = f_{MX})	$f_{PLL} = 48\text{ MHz}$, $f_{MX} = 8\text{ MHz}$	$f_{CLK} = 24\text{ MHz}$ Notes 3, 6		5.0	12.0	mA			
					$f_{PLL} = 24\text{ MHz}$, $f_{MX} = 8\text{ MHz}$	$f_{CLK} = 24\text{ MHz}$ Notes 3, 6		4.9	11.0	mA			
					$f_{PLL} = 24\text{ MHz}$, $f_{MX} = 4\text{ MHz}$	$f_{CLK} = 24\text{ MHz}$ Notes 3, 6		4.7	11.0	mA			
				Subsystem clock operation	$f_{SUB} = 32.768\text{ kHz}$	$f_{CLK} = f_{SUB}$ Note 7							
							Groups A to D			6.0	80.0	μA	
							Group E			6.0	120.0	μA	
				Low-speed on-chip oscillator clock operation	$f_{IL} = 15\text{ kHz}$	$f_{CLK} = f_{IL}$ Note 8							
							Groups A to D			3.0	70.0	μA	
							Group E			3.0	110.0	μA	

- Notes**
- Total current flowing into V_{DD} and EV_{DD0} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} , EV_{DD0} , V_{SS} , or EV_{SS0} . However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.
 - Current drawn when all the CPU instructions are executed.
 - The values below the MAX. column include the peripheral operation current (except for background operation (BGO)). However, the LVD circuit, A/D converter, D/A converter, and comparator are stopped.
 - When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
 - When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
 - When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
 - When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator are stopped.
 - When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped.

- Remarks**
- f_{MX} : High-speed system clock frequency
 - f_{SUB} : Subsystem clock frequency
 - f_{PLL} : PLL clock frequency
 - f_{IH} : High-speed on-chip oscillator clock frequency
 - f_{IL} : Low-speed on-chip oscillator clock frequency
 - f_{CLK} : CPU/peripheral hardware clock frequency

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$) (2/3)

Items	Symbol	Conditions				MIN.	TYP.	MAX.	Unit		
Supply current ^{Notes 1, 3}	I _{DD2}	HALT mode ^{Note 2}	High-speed on-chip oscillator clock operation	f _{IH} = 48 MHz	f _{CLK} = 24 MHz <small>Note 5</small>		0.9	8.0	mA		
				f _{IH} = 24 MHz	f _{CLK} = f _{IH} ^{Note 5}		0.7	7.0	mA		
				f _{IH} = 1 MHz	f _{CLK} = f _{IH} ^{Note 5}		0.3	1.5	mA		
			Resonator operation	f _{MX} = 20 MHz	f _{CLK} = f _{MX} ^{Note 6}		0.6	6.0	mA		
				f _{MX} = 1 MHz	f _{CLK} = f _{MX} ^{Note 6}		0.2	1.5	mA		
			Resonator operation (PLL operation) (PLL input clock = f _{MX})	f _{PLL} = 48 MHz, f _{MX} = 8 MHz	f _{CLK} = 24 MHz <small>Note 7</small>		0.9	8.0	mA		
				f _{PLL} = 24 MHz, f _{MX} = 8 MHz	f _{CLK} = 24 MHz <small>Note 7</small>		0.8	7.0	mA		
				f _{PLL} = 24 MHz, f _{MX} = 4 MHz	f _{CLK} = 24 MHz <small>Note 7</small>		0.6	7.0	mA		
			Subsystem clock operation	f _{SUB} = 32.768 kHz	f _{CLK} = f _{SUB} ^{Note 8}						
						Groups A to D			0.7	75.0	μA
						Group E			0.7	115.0	
			Low-speed on-chip oscillator clock operation	f _{IL} = 15 kHz	f _{CLK} = f _{IL} ^{Note 9}						
						Groups A to D			0.7	65.0	μA
						Group E			0.7	105.0	
	I _{DD3}	STOP mode ^{Note 4}	T _A = +25°C	Groups A to D			0.5		μA		
				Group E			0.5				
				Groups A to D				2.5			
				Group E				4.5			
				Groups A to D				4.5			
				Group E				8.0			
T _A = +105°C			Groups A to D				30.0				
			Group E				50.0				
T _A = +125°C			Groups A to D				60.0				
			Group E				100.0				

- Notes 1.** Total current flowing into V_{DD} and EV_{DD0}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0}, V_{SS}, or EV_{SS0}. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.
- 2.** When HALT mode is entered during fetch from the flash memory.
- 3.** The values below the MAX. column include the peripheral operation current and STOP leakage current. However, the watchdog timer, LVD circuit, A/D converter, D/A converter, and comparator are stopped.
- 4.** When high-speed system clock, subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
- 5.** When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
- 6.** When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.

7. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
8. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
9. When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped.

- Remarks**
1. f_{MX} : High-speed system clock frequency
 2. f_{SUB} : Subsystem clock frequency
 3. f_{PLL} : PLL clock frequency
 4. f_{IH} : High-speed on-chip oscillator clock frequency
 5. f_{IL} : Low-speed on-chip oscillator clock frequency
 6. f_{CLK} : CPU/peripheral hardware clock frequency

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$) (3/3)

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Supply current ^{Notes 1, 2}	I _{SN0Z}	SNOOZE mode	A/D converter operation	During mode transition		1.0	1.2	mA
				During conversion	Low-voltage mode AV _{REFP} = V _{DD} = 5.0 V		2.1	2.5
			DTC operation			4.5		mA

- Notes 1.** Total current flowing into V_{DD} and EV_{DD0}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0}, V_{SS}, or EV_{SS0}. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.
- 2.** The values below the MAX. column include the STOP leakage current.

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Window watchdog timer operating current	I_{WDT} ^{Notes 1, 2}	$f_{\text{IL}} = 15\text{ kHz}$			0.22		μA
A/D converter operating current	I_{ADC} ^{Note 3}	When conversion at maximum speed	Normal mode, $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}} = 5.0\text{ V}$		1.3	1.7	mA
		When internal reference voltage is selected ^{Note 5}			75.0		μA
LVD operating current	I_{LVD} ^{Note 4}				0.08		μA
Temperature sensor operating current	I_{TMPS}				75.0		μA
D/A converter operating current	I_{DAC}	Per channel			0.8	1.5	mA
Comparator operating current	I_{CMP}				50.0		μA
BGO operating current	I_{BGO} ^{Note 6}				2.50	12.20	mA

- Notes**
- When the high-speed on-chip oscillator clock and high-speed system clock are stopped.
 - Current flowing only to the watchdog timer (including the operation current of the 15 kHz on-chip oscillator). The current value is the sum of $I_{\text{DD}1}$, $I_{\text{DD}2}$, or $I_{\text{DD}3}$ and I_{WDT} when the watchdog timer operates in STOP mode.
 - Current flowing only to the A/D converter. The current value is the sum of $I_{\text{DD}1}$ or $I_{\text{DD}2}$ and I_{ADC} when the A/D converter operates in operation mode or HALT mode.
 - Current flowing only to the LVD circuit. The current value is the sum of $I_{\text{DD}1}$, $I_{\text{DD}2}$, or $I_{\text{DD}3}$ and I_{LVD} when the LVD circuit operates in operation mode, HALT mode, or STOP mode.
 - Operating current that increases when the internal reference voltage is selected. This current flows even when conversion is stopped.
 - Current increased by the BGO operation. The current value is the sum of $I_{\text{DD}1}$ or $I_{\text{DD}2}$ and I_{BGO} when the BGO operates in operation mode or HALT mode.

4.4 AC Characteristics

4.4.1 Basic Operation

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$) (1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	T_{CY}	High-speed on-chip oscillator clock operation	0.04166		1	μs
		High-speed system clock operation	0.05		1	μs
		PLL clock operation	0.04166		1	μs
		Subsystem clock operation	28.5	30.5	34.5	μs
		Low-speed on-chip oscillator clock operation		66.6		μs
		In self programming mode	0.04166		1	μs
CPU/peripheral hardware clock frequency	f_{CLK}		0.04166		66.6	μs
External system clock frequency	f_{EX}		1.0		20.0	MHz
	f_{EXS}		29		35	kHz
External system clock input high-level width, low-level width	t_{EXH} , t_{EXL}		24			ns
	t_{EXHS} , t_{EXLS}		13.7			μs
T100 to T107, T110 to T117 input high-level width, low-level width	t_{T1H} , t_{T1L}		$1/f_{MCK}+10$			ns
TO00 to TO07, TO10 to TO17 output frequency	f_{TO}	All TO pins, Normal slew rate, $C = 30\text{ pF}$	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$		12	MHz
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$		6	MHz
		TO01, TO06, TO07, TO11, TO13 only, Special slew rate, $C = 30\text{ pF}$			2	MHz
PCLBUZ0 output frequency	f_{PCL}	Normal slew rate $C = 30\text{ pF}$	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$		12	MHz
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$		6	MHz
		Special slew rate $C = 30\text{ pF}$			2	MHz
Timer RJ input cycle	t_C	TRJIO0	100			ns
Timer RJ input high-level width, low-level width	t_{WH} , t_{WL}	TRJIO0	40			ns
Interrupt input high-level width, low-level width	t_{INTH} , t_{INTL}	INTP0 to INTP13 ^{Note}	1			μs
KR0 to KR7 key interrupt input low-level width	t_{KR}		250			ns
RESET low-level width	t_{RSL}		10			μs

Note Pins RESET, INTP0 to INTP3, INTP12, and INTP13 have noise filters for transient levels lasting less than 100 ns.

Caution Excluding the error in oscillation frequency accuracy.

Remark f_{MCK} : Timer array unit operation clock frequency

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$) (2/2)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Port output rise time, port output fall time	t_{rO}, t_{fO}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P96, P97, P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate) C = 30 pF	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$			25	ns
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			55	ns
		P10, P12, P14, P30, P120, P140 (special slew rate) C = 30 pF	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$		25 Note	60	ns
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			100	ns

Note $T_A = +25^\circ\text{C}$, $EV_{DD0} = 5.0\text{ V}$


Caution Excluding the error in oscillation frequency accuracy.

Remark f_{MCK} : Timer array unit operation clock frequency



AC Timing Test Points




External System Clock Timing




TI/TO Timing




Interrupt Request Input Timing




Key Interrupt Input Timing



$\overline{\text{RESET}}$ Input Timing



Output Rising and Falling Timing



4.5 Peripheral Functions Characteristics


4.5.1 Serial Array Unit

(1) During communication at same potential (UART mode) (dedicated baud rate generator output)


($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	-				$f_{MCK}/6$	bps
		$f_{CLK} = 24\text{ MHz}$,	Normal slew rate		4	Mbps
		$f_{MCK} = f_{CLK}$	Special slew rate		2	Mbps

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Caution Select the normal input buffer for the RxD0 pin and RxD1 pin and normal output mode for the TxD0 pin and TxD1 pin.

Remark f_{MCK} : Serial array unit operation clock frequency

(2) During communication at same potential (CSI mode) (master mode, $\overline{\text{SCKp}}$... internal clock output, normal slew rate)**($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCKp}}$ cycle time	$t_{\text{CY}1}$		166.6 ^{Note 5}			ns
$\overline{\text{SCKp}}$ high-level width, low-level width	$t_{\text{KH}1}$ $t_{\text{KL}1}$	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$	$t_{\text{CY}1}/2 - 12$			ns
		$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$	$t_{\text{CY}1}/2 - 18$			ns
Slp setup time (to $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	$t_{\text{SI}1}$	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$	55			ns
		$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$	66			ns
Slp hold time (from $\overline{\text{SCKp}}\uparrow$) ^{Note 2}	$t_{\text{SI}1}$		30			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOp output ^{Note 3}	$t_{\text{SO}1}$	$C = 30\text{ pF}$ ^{Note 4}			40	ns

- Notes**
1. When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$. The Slp setup time becomes "to $\overline{\text{SCKp}}\downarrow$ " when $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$ or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$.
 2. When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$ or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$. The Slp hold time becomes "from $\overline{\text{SCKp}}\downarrow$ " when $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$ or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$.
 3. When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$. The delay time to SOp output becomes "from $\overline{\text{SCKp}}\uparrow$ " when $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$.
 4. C is the load capacitance of the $\overline{\text{SCKp}}$ and SOp output lines.
 5. $t_{\text{CY}1} \geq 4/f_{\text{CLK}}$ must also be satisfied.

Caution Select the normal input buffer for the Slp pin and normal output mode for the SOp pin and $\overline{\text{SCKp}}$ pin.

Remark p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

(3) During communication at same potential (CSI mode) (master mode, $\overline{\text{SCKp}}$... internal clock output, special slew rate)**($T_A = -40$ to $+125^\circ\text{C}$, $4.0\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCKp}}$ cycle time	t_{CY1}		500 ^{Note 5}			ns
$\overline{\text{SCKp}}$ high-level width, low-level width	t_{KH1} , t_{KL1}		$t_{\text{CY1}}/2 - 60$			ns
Slp setup time (to $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	t_{SIK1}		120			ns
Slp hold time (from $\overline{\text{SCKp}}\uparrow$) ^{Note 2}	t_{SH1}		80			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to SO _p output ^{Note 3}	t_{KSO1}	$C = 30\text{ pF}$ ^{Note 4}			90	ns

- Notes**
1. When $\text{DAP}_{\text{mn}} = 0$ and $\text{CKP}_{\text{mn}} = 0$, or $\text{DAP}_{\text{mn}} = 1$ and $\text{CKP}_{\text{mn}} = 1$. The Slp setup time becomes "to $\overline{\text{SCKp}}\downarrow$ " when $\text{DAP}_{\text{mn}} = 0$ and $\text{CKP}_{\text{mn}} = 1$ or $\text{DAP}_{\text{mn}} = 1$ and $\text{CKP}_{\text{mn}} = 0$.
 2. When $\text{DAP}_{\text{mn}} = 0$ and $\text{CKP}_{\text{mn}} = 0$ or $\text{DAP}_{\text{mn}} = 1$ and $\text{CKP}_{\text{mn}} = 1$. The Slp hold time becomes "from $\overline{\text{SCKp}}\uparrow$ " when $\text{DAP}_{\text{mn}} = 0$ and $\text{CKP}_{\text{mn}} = 1$ or $\text{DAP}_{\text{mn}} = 1$ and $\text{CKP}_{\text{mn}} = 0$.
 3. When $\text{DAP}_{\text{mn}} = 0$ and $\text{CKP}_{\text{mn}} = 0$, or $\text{DAP}_{\text{mn}} = 1$ and $\text{CKP}_{\text{mn}} = 1$. The delay time to SO_p output becomes "from $\overline{\text{SCKp}}\uparrow$ " when $\text{DAP}_{\text{mn}} = 0$ and $\text{CKP}_{\text{mn}} = 1$, or $\text{DAP}_{\text{mn}} = 1$ and $\text{CKP}_{\text{mn}} = 0$.
 4. C is the load capacitance of the $\overline{\text{SCKp}}$ and SO_p output lines.
 5. $t_{\text{CY1}} \geq 4/f_{\text{CLK}}$ must also be satisfied.

Caution Select the normal input buffer for the Slp pin and normal output mode and special slew rate for the SO_p pin and $\overline{\text{SCKp}}$ pin.

Remark p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

(4) During communication at same potential (CSI mode) (slave mode, $\overline{\text{SCKp}}$... external clock input, normal slew rate)**($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCKp}}$ cycle time	$t_{\text{CY}2}$			$8/f_{\text{MCK}}$			ns
$\overline{\text{SCKp}}$ high-level width, low-level width	$t_{\text{KH}2}$, $t_{\text{KL}2}$			$t_{\text{CY}2}/2$			ns
Slp setup time (to $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	$t_{\text{SIK}2}$			$1/f_{\text{MCK}} + 20$			ns
Slp hold time (from $\overline{\text{SCKp}}\uparrow$) ^{Note 2}	$t_{\text{KS}2}$			$1/f_{\text{MCK}} + 31$			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOp output ^{Note 3}	$t_{\text{KS}02}$ C = 30 pF Note 4	$4.0\text{V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq 5.5\text{V}$				$2/f_{\text{MCK}} + 44$	ns
		$2.7\text{V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} < 4.0\text{V}$				$2/f_{\text{MCK}} + 57$	ns
$\overline{\text{SSIp}}$ setup time	$t_{\text{SSI}K}$	DAP = 0		120			ns
		DAP = 1		$1/f_{\text{MCK}} + 120$			ns
$\overline{\text{SSIp}}$ hold time	$t_{\text{KSS}I}$	DAP = 0		$1/f_{\text{MCK}} + 120$			ns
		DAP = 1		120			ns

- Notes 1.** When DAP_mn = 0 and CKP_mn = 0, or DAP_mn = 1 and CKP_mn = 1. The Slp setup time becomes "to $\overline{\text{SCKp}}\downarrow$ " when DAP_mn = 0 and CKP_mn = 1 or DAP_mn = 1 and CKP_mn = 0.
- 2.** When DAP_mn = 0 and CKP_mn = 0 or DAP_mn = 1 and CKP_mn = 1. The Slp hold time becomes "from $\overline{\text{SCKp}}\downarrow$ " when DAP_mn = 0 and CKP_mn = 1 or DAP_mn = 1 and CKP_mn = 0.
- 3.** When DAP_mn = 0 and CKP_mn = 0, or DAP_mn = 1 and CKP_mn = 1. The delay time to SOp output becomes "from $\overline{\text{SCKp}}\uparrow$ " when DAP_mn = 0 and CKP_mn = 1, or DAP_mn = 1 and CKP_mn = 0.
- 4.** C is the load capacitance of the $\overline{\text{SCKp}}$ and SOp output lines.

Caution Select the normal input buffer for the Slp, $\overline{\text{SCKp}}$ and $\overline{\text{SSIp}}$ pins and normal output mode for the SOp pin.

- Remarks 1.** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)
- 2.** f_{MCK} : Serial array unit operation clock frequency

(5) During communication at same potential (CSI mode) (slave mode, $\overline{\text{SCKp}}$... external clock input, special slew rate)**($T_A = -40$ to $+125^\circ\text{C}$, $4.0\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)**


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCKp}}$ cycle time	$t_{\text{CY}2}$	$20\text{ MHz} < f_{\text{MCK}}$	$10/f_{\text{MCK}}$			ns
		$10\text{ MHz} < f_{\text{MCK}} \leq 20\text{ MHz}$	$8/f_{\text{MCK}}$			ns
		$f_{\text{MCK}} \leq 10\text{ MHz}$	$6/f_{\text{MCK}}$			ns
$\overline{\text{SCKp}}$ high-level width, low-level width	$t_{\text{KH}2}$, $t_{\text{KL}2}$		$t_{\text{CY}2}/2$			ns
SIp setup time (to $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	$t_{\text{SIK}2}$		$1/f_{\text{MCK}} + 50$			ns
SIp hold time (from $\overline{\text{SCKp}}\uparrow$) ^{Note 2}	$t_{\text{SI}2}$		$1/f_{\text{MCK}} + 50$			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOp output ^{Note 3}	$t_{\text{SO}2}$	$C = 30\text{ pF}$ ^{Note 4}			$2/f_{\text{MCK}} + 80$	ns
SSIp setup time	t_{SSIK}	DAP = 0	120			ns
		DAP = 1	$1/f_{\text{MCK}} + 120$			ns
SSIp hold time	t_{SSI}	DAP = 0	$1/f_{\text{MCK}} + 120$			ns
		DAP = 1	120			ns

- Notes 1.** When DAP_{mn} = 0 and CKP_{mn} = 0, or DAP_{mn} = 1 and CKP_{mn} = 1. The SIp setup time becomes "to $\overline{\text{SCKp}}\downarrow$ " when DAP_{mn} = 0 and CKP_{mn} = 1 or DAP_{mn} = 1 and CKP_{mn} = 0.
- 2.** When DAP_{mn} = 0 and CKP_{mn} = 0 or DAP_{mn} = 1 and CKP_{mn} = 1. The SIp hold time becomes "from $\overline{\text{SCKp}}\downarrow$ " when DAP_{mn} = 0 and CKP_{mn} = 1 or DAP_{mn} = 1 and CKP_{mn} = 0.
- 3.** When DAP_{mn} = 0 and CKP_{mn} = 0, or DAP_{mn} = 1 and CKP_{mn} = 1. The delay time to SOp output becomes "from $\overline{\text{SCKp}}\uparrow$ " when DAP_{mn} = 0 and CKP_{mn} = 1, or DAP_{mn} = 1 and CKP_{mn} = 0.
- 4.** C is the load capacitance of the $\overline{\text{SCKp}}$ and SOp output lines.

Caution Select the normal input buffer for the SIp, $\overline{\text{SCKp}}$ and SSIp pins and normal output mode and special slew rate for the SOp pin.


- Remarks 1.** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)
- 2.** f_{MCK} : Serial array unit operation clock frequency

CSI mode connection diagram (during communication at same potential)




CSI mode serial transfer timing (during communication at same potential)

(When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$)



Remark p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

CSI mode serial transfer timing (during communication at same potential)
 (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)



Remark p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)


(6) During communication at same potential (simplified I²C mode)
(SDAr: N-ch open-drain output (EV_{DD0} tolerance) mode, SCLr: normal output mode)

(T_A = -40 to +125°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCLr clock frequency	f _{SCL}				1000 ^{Note}	kHz
Hold time when SCLr = "L"	t _{LOW}		475			ns
Hold time when SCLr = "H"	t _{HIGH}		475			ns
Data setup time (reception)	t _{SU:DAT}		1/f _{MCK} + 85			ns
Data hold time (transmission)	t _{HD:DAT}	C _b = 50 pF, R _b = 2.7 kΩ	0		305	ns

Note f_{SCL} ≤ f_{MCK}/4 must also be satisfied.

Simplified I²C mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



Caution Select the normal input buffer and N-ch open-drain output mode for the SDAr pin and normal output mode for the SCLr pin.

- Remarks**
1. R_b [Ω]: Communication line (SDAr) pull-up resistance, C_b [F]: Communication line (SCLr, SDAr) load capacitance
 2. r: IICr (r = 00, 01, 10, 11)
 3. f_{MCK}: Serial array unit operation clock frequency


(7) During communication at same potential (simplified I²C mode) (SDAr and SCLr: N-ch open-drain output (EV_{DD0} tolerance) mode)

(T_A = -40 to +125°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	f _{SCL}			400 ^{Note}	kHz
Hold time when SCLr = "L"	t _{LOW}	4.0 V ≤ V _{DD} ≤ 5.5 V, C _b = 100 pF, R _b = 1.7 kΩ	1300		ns
		2.7 V ≤ V _{DD} < 4.0 V, C _b = 100 pF, R _b = 2.7 kΩ			
Hold time when SCLr = "H"	t _{HIGH}	4.0 V ≤ V _{DD} ≤ 5.5 V, C _b = 100 pF, R _b = 1.7 kΩ	600		ns
		2.7 V ≤ V _{DD} < 4.0 V, C _b = 100 pF, R _b = 2.7 kΩ			
Data setup time (reception)	t _{SU-DAT}	4.0 V ≤ V _{DD} ≤ 5.5 V, C _b = 100 pF, R _b = 1.7 kΩ	1/f _{MCK} + 120		ns
		2.7 V ≤ V _{DD} < 4.0 V, C _b = 100 pF, R _b = 2.7 kΩ	1/f _{MCK} + 270		ns
Data hold time (transmission)	t _{HD-DAT}	4.0 V ≤ V _{DD} ≤ 5.5 V, C _b = 100 pF, R _b = 1.7 kΩ	0	300	ns
		2.7 V ≤ V _{DD} < 4.0 V, C _b = 100 pF, R _b = 2.7 kΩ			

Note f_{SCL} ≤ f_{MCK}/4 must also be satisfied.


Simplified I²C mode connection diagram (during communication at same potential)



Caution Select the normal input buffer and N-ch open-drain output mode for the SDAr pin and SCLr pin.

- Remarks**
- R_b [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C_b [F]: Communication line (SDAr, SCLr) load capacitance, V_b[V]: Communication line voltage
 - r: IICr (r = 00, 01, 10, 11)
 - f_{MCK}: Serial array unit operation clock frequency

Simplified I²C mode serial transfer timing (during communication at same potential)



Remark r: IICr (r = 00, 01, 10, 11)


(8) Communication at different potential (UART mode) (TxD output buffer: N-ch open-drain, RxD input buffer: TTL)

($T_A = -40$ to $+125^\circ\text{C}$, $4.0\text{ V} \leq E_{VDD0} = E_{VDD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = E_{VSS0} = E_{VSS1} = 0\text{ V}$)


Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate	-	Reception	$2.7\text{ V} \leq V_b \leq E_{VDD0}$, $V_{IH} = 2.2\text{ V}$, $V_{IL} = 0.8\text{ V}$			$f_{MCK}/6$	bps
				Theoretical value of the maximum transfer rate ^{Note} ($C_b = 30\text{ pF}$)		4.0	Mbps
		Transmission	$2.7\text{ V} \leq V_b \leq E_{VDD0}$, $V_{OH} = 2.2\text{ V}$, $V_{OL} = 0.8\text{ V}$			Smaller number of the values given by $f_{MCK}/6$ and expression 1 is applicable.	bps
				Theoretical value of the maximum transfer rate ^{Note} ($C_b = 30\text{ pF}$) Normal slew rate		4.0	Mbps

Note Expression 1: Maximum transfer rate = $1 / \{[-C_b \times R_b \times \ln(1 - 2.2/V_b)] \times 3\}$

UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)



Caution Select the TTL input buffer for the RxD0 pin and RxD1 pin and N-ch open-drain output mode for the TxD0 pin and TxD1 pin.


- Remarks**
- R_b [Ω]: Communication line (TxD) pull-up resistance, C_b [F]: Communication line (TxD) load capacitance, V_b [V]: Communication line voltage
 - f_{MCK} : Serial array unit operation clock frequency

(9) During communication at different potential (3-V supply system) (CSI mode) (master mode, $\overline{\text{SCKp}}$... internal clock output, normal slew rate)**($T_A = -40$ to $+125^\circ\text{C}$, $4.0\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCKp}}$ cycle time	t_{CY1}	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD0}}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 1.4\text{ k}\Omega$	400 ^{Note3}			ns
$\overline{\text{SCKp}}$ high-level width	t_{KH1}	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD0}}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 1.4\text{ k}\Omega$	$t_{\text{CY1}}/2 - 75$			ns
$\overline{\text{SCKp}}$ low-level width	t_{KL1}	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD0}}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 1.4\text{ k}\Omega$	$t_{\text{CY1}}/2 - 20$			ns
Slp setup time (to $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	t_{SIK1}	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD0}}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 1.4\text{ k}\Omega$	150			ns
Slp setup time (to $\overline{\text{SCKp}}\downarrow$) ^{Note 2}	t_{SIK1}	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD0}}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 1.4\text{ k}\Omega$	70			ns
Slp hold time (from $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	t_{SH1}	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD0}}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 1.4\text{ k}\Omega$	30			ns
Slp hold time (from $\overline{\text{SCKp}}\downarrow$) ^{Note 2}	t_{SH1}	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD0}}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 1.4\text{ k}\Omega$	30			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOp output ^{Note1}	t_{KSO1}	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD0}}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 1.4\text{ k}\Omega$			120	ns
Delay time from $\overline{\text{SCKp}}\uparrow$ to SOp output ^{Note2}	t_{KSO1}	$2.7\text{ V} \leq \text{V}_b \leq \text{EV}_{\text{DD0}}$, $\text{C}_b = 30\text{ pF}$, $\text{R}_b = 1.4\text{ k}\Omega$			40	ns

- Notes 1.** When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$.
2. When $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$.
3. $t_{\text{CY1}} \geq 4/f_{\text{CLK}}$ must also be satisfied.


CSI mode connection diagram (during communication at different potential)




Caution Select the TTL input buffer for the Slp pin and N-ch open-drain output mode for the SOp pin and $\overline{\text{SCKp}}$ pin.

- Remarks**
- R_b [Ω]: Communication line ($\overline{\text{SCKp}}$, SOp) pull-up resistance, C_b [F]: Communication line (SOp , $\overline{\text{SCKp}}$) load capacitance, V_b [V]: Communication line voltage
 - p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)
 - AC characteristics of the serial array unit during communication at different potential in CSI mode are measured with the V_{IH} and V_{IL} below:
When $4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$: $V_{IH} = 2.2\text{ V}$, $V_{IL} = 0.8\text{ V}$

CSI mode serial transfer timing (master mode) (during communication at different potential)
 (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)



CSI mode serial transfer timing (master mode) (during communication at different potential)
 (When DAPmn= 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)




(10) During communication at different potential (3-V supply system) (CSI mode) (slave mode, $\overline{\text{SCKp}}$... external clock input, normal slew rate)**($T_A = -40$ to $+125^\circ\text{C}$, $4.0\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
$\overline{\text{SCKp}}$ cycle time	t_{KCY2}	$2.7\text{ V} \leq \text{V}_b \leq \text{V}_{\text{DD}}$	$20\text{ MHz} < f_{\text{MCK}} \leq 24\text{ MHz}$	$12/f_{\text{MCK}}$			ns
			$8\text{ MHz} < f_{\text{MCK}} \leq 20\text{ MHz}$	$10/f_{\text{MCK}}$			ns
			$4\text{ MHz} < f_{\text{MCK}} \leq 8\text{ MHz}$	$8/f_{\text{MCK}}$			ns
			$f_{\text{MCK}} \leq 4\text{ MHz}$	$6/f_{\text{MCK}}$			ns
$\overline{\text{SCKp}}$ high-level width, low-level width	t_{KH2} , t_{KL2}	$2.7\text{ V} \leq \text{V}_b \leq \text{V}_{\text{DD}}$	$t_{\text{KCY2}}/2 - 20$			ns	
Slp setup time (to $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	t_{SIK2}		90			ns	
Slp hold time (from $\overline{\text{SCKp}}\uparrow$) ^{Note 2}	t_{SI2}		$1/f_{\text{MCK}} + 50$			ns	
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOp output ^{Note 3}	t_{KSO2}	$2.7\text{ V} \leq \text{V}_b \leq \text{V}_{\text{DD}}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$			$2/f_{\text{MCK}} + 120$	ns	
$\overline{\text{SSIp}}$ setup time	t_{SSIK}	DAP = 0	120			ns	
		DAP = 1	$1/f_{\text{MCK}} + 120$			ns	
$\overline{\text{SSIp}}$ hold time	t_{KSSI}	DAP = 0	$1/f_{\text{MCK}} + 120$			ns	
		DAP = 1	120			ns	

- Notes**
- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes "to $\overline{\text{SCKp}}\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.
 - When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from $\overline{\text{SCKp}}\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.
 - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from $\overline{\text{SCKp}}\uparrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


CSI mode connection diagram (during communication at different potential)




Caution Select the TTL input buffer for the Slp , $\overline{\text{SCKp}}$ and $\overline{\text{SSIp}}$ pins and N-ch open-drain output mode for the SOp pin.

- Remarks**
- R_b [Ω]: Communication line (SOp) pull-up resistance, C_b [F]: Communication line (SOp) load capacitance, V_b [V]: Communication line voltage
 - p : CSIp ($p = 00, 01, 10, 11$), m : Unit m ($m = 0, 1$), n : Channel n ($n = 0, 1$)
 - AC characteristics of the serial array unit during communication at different potential in CSI mode are measured with the V_{IH} and V_{IL} below:
When $4.0 \text{ V} \leq E_{VDD0} \leq 5.5 \text{ V}$, $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$: $V_{IH} = 2.2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$

CSI mode serial transfer timing (slave mode) (during communication at different potential)
 (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)



CSI mode serial transfer timing (slave mode) (during communication at different potential)
 (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)





(11) During communication at different potential (3-V supply system) (simplified I²C mode)

(SDAr: TTL input buffer mode or N-ch open-drain output (EV_{DD0} tolerance) mode, SCLr: N-ch open-drain output (EV_{DD0} tolerance) mode)

(T_A = -40 to +125°C, 4.0 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	f _{SCL}	2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 1.4 kΩ		400 ^{Note}	kHz
Hold time when SCLr = "L"	t _{LOW}	2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 1.4 kΩ	1200		ns
Hold time when SCLr = "H"	t _{HIGH}	2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 1.4 kΩ	600		ns
Data setup time (reception)	t _{SU-DAT}	2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 1.4 kΩ	135 + 1/f _{MCK}		ns
Data hold time (transmission)	t _{HD-DAT}	2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 1.4 kΩ	0	140	ns

Note f_{SCL} ≤ f_{MCK}/4 must also be satisfied.

Simplified I²C mode connection diagram (during communication at different potential)Simplified I²C mode serial transfer timing (during communication at different potential)

Caution Select the TTL input buffer and the N-ch open-drain output mode for the SDAr pin and N-ch open-drain output mode for the SCLr pin.

- Remarks**
1. R_b [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C_b [F]: Communication line (SDAr, SCLr) load capacitance, V_b [V]: Communication line voltage
 2. f_{MCK} : Serial array unit operation clock frequency

4.5.2 Serial Interface IICA

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)

Parameter	Symbol	Conditions	Normal Mode		Fast Mode		Fast Mode Plus		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	f_{SCL}	Fast mode plus: $10\text{ MHz} \leq f_{\text{CLK}}$					0	1000	kHz
		Fast mode: $3.5\text{ MHz} \leq f_{\text{CLK}}$			0	400			kHz
		Normal mode: $1\text{ MHz} \leq f_{\text{CLK}}$	0	100					kHz
Setup time of restart condition ^{Note 1}	$t_{\text{SU:STA}}$		4.7		0.6		0.26		μs
Hold time	$t_{\text{HD:STA}}$		4.0		0.6		0.26		μs
Hold time when SCLA0 = "L"	t_{LOW}		4.7		1.3		0.5		μs
Hold time when SCLA0 = "H"	t_{HIGH}		4.0		0.6		0.26		μs
Data setup time (reception)	$t_{\text{SU:DAT}}$		250		100		50		ns
Data hold time (transmission) ^{Note 2}	$t_{\text{HD:DAT}}$		0	3.45	0	0.9	0		μs
Setup time of stop condition	$t_{\text{SU:STO}}$		4.0		0.6		0.26		μs
Bus-free time	t_{BUF}		4.7		1.3		0.5		μs


- Notes 1.** The first clock pulse is generated after this period when the start/restart condition is detected.
2. The maximum value (MAX.) of $t_{\text{HD:DAT}}$ is during normal transfer and a wait state is inserted in the $\overline{\text{ACK}}$ (acknowledge) timing.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $C_b = 400\text{ pF}$, $R_b = 2.7\text{ k}\Omega$

Fast mode: $C_b = 320\text{ pF}$, $R_b = 1.1\text{ k}\Omega$

Fast mode plus: $C_b = 120\text{ pF}$, $R_b = 1.1\text{ k}\Omega$



4.5.3 On-chip Debug (UART)**(T_A = -40 to +125°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	-		115.2 k		1 M	bps

4.5.4 LIN/UART Module (RLIN3) UART Mode**(T_A = -40 to +125°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate	-	Operation mode, HALT mode	LIN communication clock source (f _{CLK} or f _{MX}): 4 to 24 MHz			4000	kbps
		SNOOZE mode	LIN communication clock source (f _{CLK}): 1 to 24 MHz FRQSEL4 = 0 in the user option byte (000C2H/020C2H)			4.8	
			LIN communication clock source (f _{CLK}): 1 to 24 MHz FRQSEL4 = 1 in the user option byte (000C2H/020C2H)			2.4	

4.6 Analog Characteristics

4.6.1 A/D Converter Characteristics

(1) When $AV_{REF}(+) = AV_{REFP}/ANI0$ ($ADREFP1 = 0$, $ADREFP0 = 1$), $AV_{REF}(-) = AV_{REFM}/ANI1$ ($ADREFM = 1$), target ANI pin: ANI2 to ANI23 (power supply: V_{DD})

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$, Reference voltage (+) = AV_{REFP} ,

Reference voltage (-) = $AV_{REFM} = 0\text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution $AV_{REFP} = V_{DD}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		± 1.2	± 3.0	LSB
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		± 1.2	± 3.5	LSB
Conversion time	t_{CONV}	10-bit resolution $AV_{REFP} = V_{DD}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	2.125		39	μs
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$	3.1875		39	μs
Zero-scale error ^{Notes 1, 2}	EZS	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.25	%FSR
Full-scale error ^{Notes 1, 2}	EFS	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.25	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 2.5	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 1.5	LSB
Reference voltage (+)	AV_{REFP}			2.7		V_{DD}	V
Analog input voltage	V_{AIN}			0		AV_{REFP}	V
Internal reference voltage (+)	V_{BGR}	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		1.38	1.45	1.5	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

(2) When $AV_{REF}(+) = AV_{REFP}/ANI0$ ($ADREFP1 = 0, ADREFP0 = 1$), $AV_{REF}(-) = AV_{REFM}/ANI1$ ($ADREFM = 1$), target ANI pin: ANI24 to ANI30 (power supply: EV_{DD0})

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$, Reference voltage (+) = AV_{REFP} , Reference voltage (-) = $AV_{REFM} = 0\text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution $AV_{REFP} = V_{DD}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		± 1.2	± 4.5	LSB
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		± 1.2	± 5.0	LSB
Conversion time	t_{CONV}	10-bit resolution $AV_{REFP} = V_{DD}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	2.125		39	μs
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$	3.1875		39	μs
Zero-scale error ^{Notes 1, 2}	EZS	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.35	%FSR
Full-scale error ^{Notes 1, 2}	EFS	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.35	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 3.5	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 2.0	LSB
Reference voltage (+)	AV_{REFP}			2.7		V_{DD}	V
Analog input voltage	V_{AIN}			0		AV_{REFP} and EV_{DD0}	V
Internal reference voltage (+)	V_{BGR}	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		1.38	1.45	1.5	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

(3) When $AV_{REF}(+) = V_{DD}$ ($ADREFP1 = 0$, $ADREFP0 = 0$), $AV_{REF}(-) = V_{SS}$ ($ADREFM = 0$), target ANI pin: ANI0 to ANI23, ANI24 to ANI30

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$, Reference voltage (+) = V_{DD} ,

Reference voltage (-) = V_{SS})

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution ANI0 to ANI23	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		± 1.2	± 5.0	LSB
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		± 1.2	± 5.5	LSB
		10-bit resolution ANI24 to ANI30	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		± 1.2	± 6.5	LSB
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		± 1.2	± 7.0	LSB
Conversion time	t_{CONV}	10-bit resolution	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	2.125		39	μs
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$	3.1875		39	μs
Zero-scale error ^{Notes 1, 2}	EVS	10-bit resolution ANI0 to ANI23	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.50	%FSR
		10-bit resolution ANI24 to ANI30	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.60	%FSR
Full-scale error ^{Notes 1, 2}	EFS	10-bit resolution ANI0 to ANI23	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.50	%FSR
		10-bit resolution ANI24 to ANI30	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.60	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution ANI0 to ANI23	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 3.5	LSB
		10-bit resolution ANI24 to ANI30	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 4.0	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 2.0	LSB
Analog input voltage	V_{AIN}	ANI0 to ANI23 ^{Note 3}		0		V_{DD}	V
		ANI24 to ANI30 ^{Note 3}		EV_{SS}		EV_{DD0}	V
Internal reference voltage (+)	V_{BGR}	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		1.38	1.45	1.5	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. The number of pins depends on the product. For details, refer to **2.1 Pin Function List**.

(4) When $AV_{REF}(+) =$ internal reference voltage ($ADREFP1 = 1, ADREFP0 = 0$), $AV_{REF}(-) = AV_{REFM}/ANI1$ ($ADREFM = 1$), target ANI pin: ANI0, ANI2 to ANI23, ANI24 to ANI30

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$, Reference voltage (+) = V_{BGR} ,

Reference voltage (-) = $AV_{REFM} = 0\text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8			bit
Conversion time	t_{CONV}	8-bit resolution	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	17		39	μs
Zero-scale error ^{Notes 1, 2}	EZS	8-bit resolution	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 2.0	LSB
Differential linearity error ^{Note 1}	DLE	8-bit resolution	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 1.0	LSB
Reference voltage (+)	V_{BGR}			1.38	1.45	1.5	V
Analog input voltage	V_{AIN}			0		V_{BGR}	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

4.6.2 Temperatures Sensor Characteristics

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V_{TMPS25}	Setting ADS register = 80H, $T_A = +25^\circ\text{C}$		1.1		V
Reference output voltage	V_{CONST}	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	F_{VTMPS}	Temperature sensor that depends on the temperature		-3.3		mV/ $^\circ\text{C}$
Operation stabilization wait time	t_{AMP}		5			μs

4.6.3 D/A Converter Characteristics

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				8	bit
Overall error	AINL	$R_{\text{load}} = 4\text{ M}\Omega$	$2.7\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$		± 2.5	LSB
		$R_{\text{load}} = 8\text{ M}\Omega$	$2.7\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$		± 2.5	LSB
Settling time	t_{SET}	$C_{\text{load}} = 20\text{ pF}$	$2.7\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$		3	μs

4.6.4 Comparator Characteristics

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input offset voltage	V_{IOCOMP}			± 5	± 40	mV
Input voltage range	V_{ICMP}		0		V_{DD}	V
Response time	$t_{\text{CR}}, t_{\text{CF}}$	Input amplitude $\pm 100\text{ mV}$		70	200	ns
Stabilization wait time during input channel switching ^{Note 1}	t_{WAIT}	Input amplitude $\pm 100\text{ mV}$	300			ns
Operation stabilization wait time ^{Note 2}	t_{CMP}	$3.3\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$	1			μs
		$2.7\text{ V} \leq \text{V}_{\text{DD}} < 3.3\text{ V}$	3			μs


- Notes**
1. Period of time from when the comparator input channel is switched until the comparator is switched to output
 2. Period of time from when the comparator operation is enabled (HCMPON bit in CMPCTL is set to 1) until the comparator satisfies the DC/AC characteristics.

4.6.5 POR Circuit Characteristics

($T_A = -40$ to $+125^\circ\text{C}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage ^{Note 1}	V_{POR}	Power supply rise time	1.48	1.56	1.62	V
	V_{PDR}	Power supply fall time	1.47	1.55	1.61	V
Minimum pulse width ^{Note 2}	T_{PW}		300			μs
Detection delay time	T_{PD}				350	μs

- Notes**
- This indicates the POR circuit characteristics, and normal operation is not guaranteed under the condition of less than lower limit operation voltage (2.7 V).
 - Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR} .



4.6.6 LVD Circuit Characteristics

(1) LVD detection voltage of interrupt mode or reset mode

(T_A = -40 to +125°C, V_{PDR} ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage level	V _{LVD0}	Power supply rise time	4.62	4.74	4.94	V
			Power supply fall time	4.52	4.64	4.84	V
		V _{LVD1}	Power supply rise time	4.50	4.62	4.82	V
			Power supply fall time	4.40	4.52	4.71	V
		V _{LVD2}	Power supply rise time	4.30	4.42	4.61	V
			Power supply fall time	4.21	4.32	4.51	V
		V _{LVD3}	Power supply rise time	3.13	3.22	3.39	V
			Power supply fall time	3.07	3.15	3.31	V
		V _{LVD4}	Power supply rise time	2.95	3.02	3.17	V
			Power supply fall time	2.89	2.96	3.09	V
		V _{LVD5}	Power supply rise time	2.74	2.81	2.95	V
			Power supply fall time	2.68 ^{Note}	2.75	2.88	V
Minimum pulse width		t _{LW}		300			μs
Detection delay time		t _{LD}				300	μs

Note The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when V_{DD} = 2.7 V) is possible until a reset is effected at the power supply falling time.

(2) LVD detection voltage of interrupt & reset mode

(T_A = -40 to +125°C, V_{PDR} ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Interrupt and reset mode	V _{LVD5}	VPOC2, VPOC1, VPOC0 = 0, 0, 1 ^{Note 1} , falling reset voltage: 2.75 V	2.68 ^{Note 2}	2.75	2.88	V	
	V _{LVD2}	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.30	4.42	4.61	V
			Falling interrupt voltage	4.21	4.32	4.51	V
	V _{LVD5}	VPOC2, VPOC1, VPOC0 = 0, 1, 0 ^{Note 1} , falling reset voltage: 2.75 V	2.68 ^{Note 2}	2.75	2.88	V	
	V _{LVD1}	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.50	4.62	4.82	V
			Falling interrupt voltage	4.40	4.52	4.71	V
	V _{LVD5}	VPOC2, VPOC1, VPOC0 = 0, 1, 1 ^{Note 1} , falling reset voltage: 2.75 V	2.68 ^{Note 2}	2.75	2.88	V	
	V _{LVD3}	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	3.13	3.22	3.39	V
			Falling interrupt voltage	3.07	3.15	3.31	V
	V _{LVD0}	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.62	4.74	4.94	V
			Falling interrupt voltage	4.52	4.64	4.84	V

Notes 1. These values indicate setting values of option bytes.

2. The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when V_{DD} = 2.7 V) is possible until a reset is effected at the power supply falling time.

4.7 Power Supply Voltage Rising Time

($T_A = -40$ to $+125^\circ\text{C}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Maximum power supply voltage rising slope	S_{Vmax}	$0\text{ V} \rightarrow V_{DD}$ ($VPOC2 = 0$ or 1 ^{Note 2})			50 ^{Note 3}	V/ms
Minimum power supply voltage rising slope ^{Note 1}	S_{Vmin}	$0\text{ V} \rightarrow 2.7\text{ V}$	6.5			V/ms


- Notes 1.** The minimum power supply voltage rising slope is applied only under the following condition.
 When the voltage detection (LVD) circuit is not used ($VPOC2 = 1$) and an external reset circuit is not used or when a reset is not effected until $V_{DD} = 2.7\text{ V}$.
- 2.** These values indicate setting values of option bytes.
- 3.** If the power supply drops below V_{PDR} and a POR reset is effected, this specification is also applied when the power supply is recovered without dropping to 0 V .

4.8 RAM Data Retention Characteristics

($T_A = -40$ to $+125^\circ\text{C}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V_{DDDR}		1.47 ^{Note}		5.5	V

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



4.9 Flash Memory Programming Characteristics

($T_A = -40$ to $+125^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	f _{CLK}		1		24	MHz
Number of code flash rewrites Notes 1, 2, 3	C _{erwr}	Retained for 20 years T _A = +85°C Note 4	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 20 years T _A = +85°C Note 4	10,000			
		Retained for 5 years T _A = +85°C Note 4	100,000			
Erase time	T _{erasa}	Block erase	5			ms
Write time	T _{wrwa}	1 word write	10			μs

- Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The starting point of the retaining years are after the erase.
- 2.** When using flash memory programmer and Renesas Electronics self programming library
 - 3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
 - 4.** The specified data retention time is given under the condition that the average temperature (T_A) is 85°C or below.

5. ELECTRICAL SPECIFICATIONS (GRADE Y)

- Cautions**
1. RL78/F13 and RL78/F14 have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 2. With products not provided with an EV_{DD0}, EV_{DD1}, EV_{SS0}, or EV_{SS1} pin, replace EV_{DD0} and EV_{DD1} with V_{DD}, or replace EV_{SS0} and EV_{SS1} with V_{SS}.
 3. The pins mounted depending on the product. For details, refer to 1.5 Pin Configurations and 2.1 Pin Function List.
 4. The products are classified into the following five groups according to the product type, pin count, and code flash memory size. In this chapter, the products are referred to by group names depending on the content. In this case, refer to the following classification.
 - Group A: RL78/F13 (LIN incorporated) products with 20, 30, 32, 48, or 64 pins and 16 Kbytes to 64 Kbytes of code flash memory
 - Group B: RL78/F13 (LIN incorporated) products with 48 or 64 pins and 96 Kbytes to 128 Kbytes of code flash memory or with 80 pins and 64 Kbytes to 128 Kbytes of code flash memory
 - Group C: RL78/F13 (CAN and LIN incorporated) products with 30, 32, 48, 64, or 80 pins and 32 Kbytes to 128 Kbytes of code flash memory
 - Group D: RL78/F14 products with 30, 32, 48, 64, or 80 pins and 48 Kbytes to 96 Kbytes of code flash memory
 - Group E: RL78/F14 products with 48, 64, or 80 pins and 128 Kbytes to 256 Kbytes of code flash memory or with 100 pins and 64 Kbytes to 256 Kbytes of code flash memory

5.1 Absolute Maximum Ratings

(1/2)

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V_{DD}		-0.5 to +6.5	V
	EV_{DD0} , EV_{DD1}	$EV_{DD0} = EV_{DD1}$	-0.5 to +6.5	V
	V_{SS}		-0.5 to +0.3	V
	EV_{SS0} , EV_{SS1}	$EV_{SS0} = EV_{SS1}$	-0.5 to +0.3	V
REGC pin input voltage	V_{IREGC}	REGC	-0.3 to +2.8 and -0.3 to $V_{DD}+0.3$ ^{Note 1}	V
Input voltage	V_{I1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note 4} , P106, P107, P120, P125 to P127, P140, P150 to P157	-0.3 to $EV_{DD0}+0.3$ and -0.3 to $V_{DD}+0.3$ ^{Note 2}	V
	V_{I2}	P33, P34, P80 to P87, P90 to P97 ^{Note 4} , P100 to P105, P121 to P124, P137, RESET	-0.3 to $V_{DD}+0.3$ ^{Note 2}	V
Output voltage	V_{O1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note 4} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157	-0.3 to $EV_{DD0}+0.3$ and -0.3 to $V_{DD}+0.3$ ^{Note 2}	V
	V_{O2}	P33, P34, P80 to P87, P90 to P97 ^{Note 4} , P100 to P105	-0.3 to $V_{DD}+0.3$	V
Analog input voltage	V_{AI1}	ANI24 to ANI30	-0.3 to $EV_{DD0}+0.3$ and -0.3 to $AV_{REF(+)}+0.3$ ^{Notes 2, 3}	V
	V_{AI2}	ANI0 to ANI23	-0.3 to $V_{DD}+0.3$ and -0.3 to $AV_{REF(+)}+0.3$ ^{Notes 2, 3}	V

Notes 1. Connect the REGC pin to V_{SS} via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.

2. Must be 6.5 V or lower.

3. For pins to be used in A/D conversion, the voltage should not exceed the value $AV_{REF(+)} + 0.3$.

4. For pin I/O buffer power supplies, refer to **Table 2-1 Pin I/O Buffer Power Supplies**.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(2/2)

Parameter	Symbol	Conditions		Ratings	Unit
Output current, high	I _{OH1}	Per pin	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note 1} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157	-40	mA
		Total of all pins -170 mA	P01, P02, P40 to P47, P92 to P97 ^{Note 1} , P120, P125 to P127, P150 to P153	-70	mA
			P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157	-100	mA
	I _{OH2}	Per pin	P33, P34, P80 to P87, P90 to P97 ^{Note 1} , P100 to P105	-0.5	mA
		Total of all pins		-2	mA
	Output current, low	I _{OL1}	Per pin	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note 1} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157	40
Total of all pins 170 mA			P01, P02, P40 to P47, P92 to P97 ^{Note 1} , P120, P125 to P127, P150 to P153	70	mA
			P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157	100	mA
I _{OL2}		Per pin	P33, P34, P80 to P87, P90 to P97 ^{Note 1} , P100 to P105	1	mA
		Total of all pins		5	mA
Operating ambient temperature		T _A	In normal operation mode	-40 to +150	°C
	In flash memory programming mode				
Storage temperature	T _{stg}		-65 to +150	°C	

Note 1. For pin I/O buffer power supplies, refer to **Table 2-1 Pin I/O Buffer Power Supplies**.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

5.2 Oscillator Characteristics

5.2.1 Main System Clock Oscillator Characteristics

($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator/ Crystal resonator		X1 clock oscillation frequency (fx)	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	1.0		20.0	MHz

- Cautions**
- When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

 - Keep the wiring length as short as possible.
 - Do not cross the wiring with the other signal lines.
 - Do not route the wiring near a signal line through which a high fluctuating current flows.
 - Always make the ground point of the oscillator capacitor the same potential as Vss.
 - Do not ground the capacitor to a ground pattern through which a high current flows.
 - Do not fetch signals from the oscillator.
 - Customers are requested to consult the resonator manufacturer to select an appropriate resonator and to determine the proper oscillation constant. Customers are also requested to adequately evaluate the oscillation on their system. Determine the X1 clock oscillation stabilization time using the oscillation stabilization time of the oscillation stabilization time counter status register (OSTC) and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

5.2.2 On-chip Oscillator Characteristics

($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)

Oscillators	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency ^{Note}	f_{H}		1		48	MHz
High-speed on-chip oscillator clock frequency accuracy	-		-5		+5	%
Low-speed on-chip oscillator clock frequency	f_{L} , f_{WDT}			15		kHz
Low-speed on-chip oscillator clock frequency accuracy	-		-15		+15	%

Note High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H/020C2H) and bits 0 to 2 of the HOCODIV register.

5.2.3 Subsystem Clock Oscillator Characteristics

Do not use the XT1 oscillator.

5.2.4 PLL Circuit Characteristics

(T_A = -40 to +150°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Resonator	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
PLL input enable clock frequency ^{Note 1}	f _{PLLI}	PLLMUL = 0	PLLDIV0 = 0	3.92	4.0	4.08	MHz
			PLLDIV0 = 1	7.84	8.0	8.16	MHz
		PLLMUL = 1	PLLDIV0 = 0	3.92	4.0	4.08	MHz
			PLLDIV0 = 1	7.84	8.0	8.16	MHz
PLL output frequency (center value)	f _{PLL}	PLLMUL = 0	PLLDIV0 = 0	f _{PLLI} × 12/2		MHz	
			PLLDIV0 = 1	f _{PLLI} × 12/4		MHz	
		PLLMUL = 1 ^{Note 4}	PLLDIV0 = 0 ^{Note 4}	f _{PLLI} × 16/2		MHz	
			PLLDIV0 = 1	f _{PLLI} × 16/4		MHz	
Long-term jitter ^{Notes 2, 3}	t _{LJ}	f _{PLL} = 24 MHz (480 counts)	-2		+2	ns	
		f _{PLL} = 32 MHz (640 counts)	-2		+2	ns	
		f _{PLL} = 48 MHz (960 counts)	-2		+2	ns	

- Notes**
1. If the high-speed on-chip oscillator clock is to be selected as the PLL input clock, the minimum and maximum values will reflect the range of accuracy of the oscillation frequency by the high-speed on-chip oscillator clock.
 2. Guaranteed by design, but not tested before shipment.
 3. Indicates 20 μs.
 4. Setting of PLLMUL = 1 and PLLDIV0 = 0 is prohibited when f_{PLLI} > 6 MHz.

5.3 DC Characteristics

5.3.1 Pin Characteristics

For the relationship between the port pins shown in the following tables and the products, refer to **2. PIN FUNCTIONS**.

($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$) (1/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
Output current, high ^{Note 1}	I_{OH1}	Per pin for P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note 3} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$			-5.0	mA	
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			-3.0	mA	
		Per pin for P10, P12, P14, P30, P120, P140 (special slew rate)	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$			-0.6	mA	
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			-0.2	mA	
		Total of P01, P02, P40 to P47, P92 to P97 ^{Note 3} , P120, P125 to P127, P150 to P153 (for duty factors $\leq 70\%$ ^{Note 2})	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$			-20.0	mA	
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			-10.0	mA	
		Total of P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157 (for duty factors $\leq 70\%$ ^{Note 2})	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$			-30.0	mA	
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			-19.0	mA	
		Total of all pins (for duty factors $\leq 70\%$ ^{Note 2})	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$			-32.0	mA	
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			-29.0	mA	
		I_{OH2}	Per pin for P33, P34, P80 to P87, P90 to P97 ^{Note 3} , P100 to P105	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			-0.1	mA
				Total of all pins (for duty factors $\leq 70\%$ ^{Note 2})	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			-2.0

Notes 1. Value of current at which the device operation is guaranteed even if the current flows from pins EV_{DD0} , EV_{DD1} and V_{DD} to an output pin.

2. These output current values are obtained under the condition that the duty factor is no greater than 70%.

The output current values when the duty factor is changed to a value greater than 70% can be calculated from the following expression (when the duty factor is changed to $n\%$).

- Total output current of pins $(I_{OH} \times 0.7)/(n \times 0.01)$

<Example> Where $n = 80\%$ and $I_{OH} = -10.0\text{ mA}$

Total output current of pins = $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7\text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

3. For pin I/O buffer power supplies, refer to **Table 2-1 Pin I/O Buffer Power Supplies**.

Caution **P10 to P17, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode. P10 to P12 and P70 to P72 of the Group A products do not support N-ch open-drain mode.**

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$) (2/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Output current, low ^{Note 1}	I _{OL1}	Per pin for P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note 3} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$		8.5	mA	
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$		4.0	mA	
		Per pin for P10, P12, P14, P30, P120, P140 (special slew rate)	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$		0.59	mA	
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$		0.07	mA	
		Total of P01, P02, P40 to P47, P92 to P97 ^{Note 3} , P120, P125 to P127, P150 to P153 (for duty factors $\leq 70\%$ ^{Note 2})	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$		20.0	mA	
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$		15.0	mA	
		Total of P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157 (for duty factors $\leq 70\%$ ^{Note 2})	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$		35.0	mA	
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$		30.0	mA	
		Total of all pins (for duty factors $\leq 70\%$ ^{Note 2})	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$		55.0	mA	
			$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$		45.0	mA	
		I _{OL2}	Per pin for P33, P34, P80 to P87, P90 to P97 ^{Note 3} , P100 to P105	$2.7\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$		0.4	mA
				$2.7\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$		5.0	mA
	Total of all pins (for duty factors $\leq 70\%$ ^{Note 2})	$2.7\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$		5.0	mA		

Notes 1. Value of current at which the device operation is guaranteed even if the current flows to the EV_{SS0}, EV_{SS1} and V_{SS} pins from an output pin.

2. These output current values are obtained under the condition that the duty factor is no greater than 70%. The output current values when the duty factor is changed to a value greater than 70% can be calculated from the following expression (when the duty factor is changed to n%).

- Total output current of pins $(I_{OL} \times 0.7)/(n \times 0.01)$

<Example> Where $n = 80\%$ and $I_{OL} = 10.0\text{ mA}$

Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7\text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

3. For pin I/O buffer power supplies, refer to **Table 2-1 Pin I/O Buffer Power Supplies**.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$) (3/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	V_{IH1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157 (Schmitt 1 mode)	$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$	0.65 EV_{DD0}		EV_{DD0} ^{Note 1}	V
			$2.7\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$	0.7 EV_{DD0}		EV_{DD0} ^{Note 1}	V
	V_{IH2}	P10, P11, P13, P14, P16, P17, P30, P43, P50, P52 to P54, P60 to P63, P70, P71, P73, P75 to P77, P107, P125, P150, P152, P153 (Schmitt 3 mode)	$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$	0.8 EV_{DD0}		EV_{DD0} ^{Note 1}	V
			$2.7\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$	0.85 EV_{DD0}		EV_{DD0} ^{Note 1}	V
	V_{IH3}	P10, P11, P13, P14, P16, P17, P30, P54, P62, P63, P70, P71, P73, P125 (TTL mode)	$4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$	2.2		EV_{DD0} ^{Note 1}	V
			$2.7\text{ V} \leq \text{EV}_{\text{DD0}} < 4.0\text{ V}$	2.0		EV_{DD0} ^{Note 1}	V
	V_{IH4} ^{Note 2}	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137 (fixed to Schmitt 3 mode)	$4.0\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$	0.8 V_{DD}		V_{DD}	V
			$2.7\text{ V} \leq \text{V}_{\text{DD}} < 4.0\text{ V}$	0.85 V_{DD}		V_{DD}	V
	V_{IH5}	RESET (fixed to Schmitt 1 mode)	$4.0\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$	0.65 V_{DD}		V_{DD}	V
			$2.7\text{ V} \leq \text{V}_{\text{DD}} < 4.0\text{ V}$	0.7 V_{DD}		V_{DD}	V
	V_{IH6}	P121 to P124, EXCLK, EXCLKS (fixed to Schmitt 2 mode)	$4.0\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$	0.8 V_{DD}		V_{DD}	V
			$2.7\text{ V} \leq \text{V}_{\text{DD}} < 4.0\text{ V}$	0.8 V_{DD}		V_{DD}	V

Notes 1. The maximum value of V_{IH} of the pins P10 to P17, P60 to P63, P70 to P72, and P120 is EV_{DD0} , even in N-ch open-drain mode.

- 2.** P92 to P96 of the Group A products are fixed to Schmitt 1 mode.
P96 and P97 of the Group B, C, and D products are fixed to Schmitt 1 mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T_A = -40 to +150°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V) (4/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, low	V _{IL1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157 (Schmitt 1 mode)	4.0 V ≤ EV _{DD0} ≤ 5.5 V	0		0.35 EV _{DD0}	V
			2.7 V ≤ EV _{DD0} < 4.0 V	0		0.3 EV _{DD0}	V
	V _{IL2}	P10, P11, P13, P14, P16, P17, P30, P43, P50, P52 to P54, P60 to P63, P70, P71, P73, P75 to P77, P107, P125, P150, P152, P153 (Schmitt 3 mode)	4.0 V ≤ EV _{DD0} ≤ 5.5 V	0		0.5 EV _{DD0}	V
			2.7 V ≤ EV _{DD0} < 4.0 V	0		0.4 EV _{DD0}	V
	V _{IL3}	P10, P11, P13, P14, P16, P17, P30, P54, P62, P63, P70, P71, P73, P125 (TTL mode)	4.0 V ≤ EV _{DD0} ≤ 5.5 V	0		0.8	V
			2.7 V ≤ EV _{DD0} < 4.0 V	0		0.5	V
	V _{IL4} Note	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137 (fixed to Schmitt 3 mode)	4.0 V ≤ V _{DD} ≤ 5.5 V	0		0.5 V _{DD}	V
			2.7 V ≤ V _{DD} < 4.0 V	0		0.4 V _{DD}	V
	V _{IL5}	RESET (fixed to Schmitt 1 mode)	4.0 V ≤ V _{DD} ≤ 5.5 V	0		0.35 V _{DD}	V
			2.7 V ≤ V _{DD} < 4.0 V	0		0.3 V _{DD}	V
	V _{IL6}	P121 to P124, EXCLK, EXCLKS (fixed to Schmitt 2 mode)	4.0 V ≤ V _{DD} ≤ 5.5 V	0		0.2 V _{DD}	V
			2.7 V ≤ V _{DD} < 4.0 V	0		0.2 V _{DD}	V

Note P92 to P96 of the Group A products are fixed to Schmitt 1 mode.
P96 and P97 of the Group B, C, and D products are fixed to Schmitt 1 mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$) (5/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate)	4.0 V \leq EV _{DD0} \leq 5.5 V, I _{OH1} = -5.0 mA	EV _{DD0} - 0.9		V
			2.7 V \leq EV _{DD0} \leq 5.5 V, I _{OH1} = -3.0 mA	EV _{DD0} - 0.7		V
			2.7 V \leq EV _{DD0} \leq 5.5 V, I _{OH1} = -1.0 mA	EV _{DD0} - 0.5		V
	V _{OH2}	P33, P34, P80 to P87, P90 to P97 ^{Note} , P100 to P105	2.7 V \leq V _{DD} \leq 5.5 V I _{OH2} = -100 μ A	V _{DD} -0.5		V
	V _{OH3}	P10, P12, P14, P30, P120, P140 (special slew rate)	4.0 V \leq EV _{DD0} \leq 5.5 V, I _{OH3} = -0.6 mA	EV _{DD0} - 0.8		V
			2.7 V \leq EV _{DD0} \leq 5.5 V, I _{OH3} = -0.2 mA	EV _{DD0} - 0.5		V
Output voltage, low	V _{OL1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note} , P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate)	4.0 V \leq EV _{DD0} \leq 5.5 V, I _{OL1} = 8.5 mA		0.7	V
			4.0 V \leq EV _{DD0} \leq 5.5 V, I _{OL1} = 4.0 mA		0.4	V
			2.7 V \leq EV _{DD0} \leq 5.5 V, I _{OL1} = 4.0 mA		0.7	V
			2.7 V \leq EV _{DD0} \leq 5.5 V, I _{OL1} = 1.5 mA		0.4	V
	V _{OL2}	P33, P34, P80 to P87, P90 to P97 ^{Note} , P100 to P105	2.7 V \leq V _{DD} \leq 5.5 V I _{OL2} = 400 μ A		0.4	V
	V _{OL3}	P10, P12, P14, P30, P120, P140 (special slew rate)	4.0 V \leq EV _{DD0} \leq 5.5 V, I _{OL3} = 0.6 mA		0.8	V
			2.7 V \leq EV _{DD0} \leq 5.5 V, I _{OL3} = 0.07 mA		0.5	V

Note For pin I/O buffer power supplies, refer to **Table 2-1 Pin I/O Buffer Power Supplies**.

Caution P10 to P17, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(T_A = -40 to +150°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V) (6/6)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit		
Input leakage current, high	I _{LIH1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note} , P106, P107, P120, P125 to P127, P140, P150 to P157	V _i = EV _{DD0}		1	μA		
	I _{LIH2}	P33, P34, P80 to P87, P90 to P97 ^{Note} , P100 to P105, P137, $\overline{\text{RESET}}$	V _i = V _{DD}		1	μA		
	I _{LIH3}	P121 to P124 (X1, X2, EXCLK, EXCLKS)	V _i = V _{DD}		1	μA		
			In resonator connection		10	μA		
Input leakage current, low	I _{LIL1}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97 ^{Note} , P106, P107, P120, P125 to P127, P140, P150 to P157	V _i = EV _{SS0}		-1	μA		
	I _{LIL2}	P33, P34, P80 to P87, P90 to P97 ^{Note} , P100 to P105, P137, $\overline{\text{RESET}}$	V _i = V _{SS}		-1	μA		
	I _{LIL3}	P121 to P124 (X1, X2, EXCLK, EXCLKS)	V _i = V _{SS}		-1	μA		
			In resonator connection		-10	μA		
On-chip pull-up resistance	R _U	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P92 to P97, P100 to P107, P120, P125 to P127, P140, P150 to P157	V _i = EV _{SS0} , in input port		10	20	100	kΩ

Note For pin I/O buffer power supplies, refer to **Table 2-1 Pin I/O Buffer Power Supplies**.

Caution P10 to P17, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

5.3.2 Supply Current Characteristics

($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$) (1/3)

Items	Symbol	Conditions					MIN.	TYP.	MAX.	Unit
Supply current Note 1	I _{DD1}	Operating mode	Normal operation Note 2	High-speed on-chip oscillator clock operation	f _{IH} = 48 MHz	f _{CLK} = 24 MHz Notes 3, 4		5.1	12.5	mA
					f _{IH} = 24 MHz	f _{CLK} = f _{IH} ^{Notes 3, 4}		4.8	11.5	mA
					f _{IH} = 1 MHz	f _{CLK} = f _{IH} ^{Notes 3, 4}		1.0	2.6	mA
				Resonator operation	f _{MX} = 20 MHz	f _{CLK} = f _{MX} ^{Notes 3, 5}		4.2	9.5	mA
					f _{MX} = 1 MHz	f _{CLK} = f _{MX} ^{Notes 3, 5}		0.9	2.6	mA
				Resonator operation (PLL operation) (PLL input clock = f _{MX})	f _{PLL} = 48 MHz, f _{MX} = 8 MHz	f _{CLK} = 24 MHz Notes 3, 6		5.0	12.5	mA
			f _{PLL} = 24 MHz, f _{MX} = 8 MHz		f _{CLK} = 24 MHz Notes 3, 6		4.9	11.5	mA	
			f _{PLL} = 24 MHz, f _{MX} = 4 MHz		f _{CLK} = 24 MHz Notes 3, 6		4.7	11.5	mA	
			Subsystem clock operation (f _{SUB} = f _{EXS})	f _{SUB} = 32.768 kHz	f _{CLK} = f _{SUB} ^{Note 7}					
						Groups A to D		6.0	170.0	μA
						Group E		6.0	270.0	μA
			Low-speed on-chip oscillator clock operation	f _{IL} = 15 kHz	f _{CLK} = f _{IL} ^{Note 8}					
						Groups A to D		3.0	160.0	μA
Group E		3.0				260.0	μA			

- Notes 1.** Total current flowing into V_{DD} and EV_{DD0}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0}, V_{SS}, or EV_{SS0}. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.
- 2.** Current drawn when all the CPU instructions are executed.
- 3.** The values below the MAX. column include the peripheral operation current (except for background operation (BGO)). However, the LVD circuit, A/D converter, D/A converter, and comparator are stopped.
- 4.** When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
- 5.** When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
- 6.** When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
- 7.** When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator are stopped.
- 8.** When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped.

- Remarks 1.** f_{MX}: High-speed system clock frequency
- 2.** f_{SUB}: Subsystem clock frequency
- 3.** f_{EXS}: External subsystem clock frequency
- 4.** f_{PLL}: PLL clock frequency
- 5.** f_{IH}: High-speed on-chip oscillator clock frequency
- 6.** f_{IL}: Low-speed on-chip oscillator clock frequency
- 7.** f_{CLK}: CPU/peripheral hardware clock frequency

(T_A = -40 to +150°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V) (2/3)

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit		
Supply current ^{Notes 1, 3}	I _{DD2}	HALT mode ^{Note 2}	High-speed on-chip oscillator clock operation	f _{IH} = 48 MHz	f _{CLK} = 24 MHz <small>Note 5</small>	0.9	8.5	mA		
				f _{IH} = 24 MHz	f _{CLK} = f _{IH} ^{Note 5}	0.7	7.5	mA		
				f _{IH} = 1 MHz	f _{CLK} = f _{IH} ^{Note 5}	0.3	1.6	mA		
			Resonator operation	f _{MX} = 20 MHz	f _{CLK} = f _{MX} ^{Note 6}	0.6	6.5	mA		
				f _{MX} = 1 MHz	f _{CLK} = f _{MX} ^{Note 6}	0.2	1.6	mA		
			Resonator operation (PLL operation) (PLL input clock = f _{MX})	f _{PLL} = 48 MHz, f _{MX} = 8 MHz	f _{CLK} = 24 MHz <small>Note 7</small>	0.9	8.5	mA		
				f _{PLL} = 24 MHz, f _{MX} = 8 MHz	f _{CLK} = 24 MHz <small>Note 7</small>	0.8	7.5	mA		
				f _{PLL} = 24 MHz, f _{MX} = 4 MHz	f _{CLK} = 24 MHz <small>Note 7</small>	0.6	7.5	mA		
			Subsystem clock operation (f _{SUB} = f _{EXS})	f _{SUB} = 32.768 kHz	f _{CLK} = f _{SUB} ^{Note 8}	Groups A to D		0.7	165.0	μA
						Group E		0.7	265.0	
						Low-speed on-chip oscillator clock operation	f _{IL} = 15 kHz	f _{CLK} = f _{IL} ^{Note 9}	Groups A to D	
			Group E		0.7				255.0	
			I _{DD3}	STOP mode ^{Note 4}	T _A = +25°C				Groups A to D	
						Group E		0.5		
	T _A = +50°C	Groups A to D				2.5				
		Group E				4.5				
	T _A = +70°C	Groups A to D				4.5				
		Group E				8.0				
	T _A = +105°C	Groups A to D				30.0				
		Group E				50.0				
T _A = +125°C	Groups A to D					60.0				
	Group E					100.0				
T _A = +150°C	Groups A to D					150.0				
	Group E					250.0				

- Notes 1.** Total current flowing into V_{DD} and EV_{DD0}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0}, V_{SS}, or EV_{SS0}. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.
- 2.** When HALT mode is entered during fetch from the flash memory.
- 3.** The values below the MAX. column include the peripheral operation current and STOP leakage current. However, the watchdog timer, LVD circuit, A/D converter, D/A converter, and comparator are stopped.
- 4.** When high-speed system clock, subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
- 5.** When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.

6. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
7. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
8. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
9. When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped.

- Remarks**
1. f_{MX} : High-speed system clock frequency
 2. f_{SUB} : Subsystem clock frequency
 3. f_{EXS} : External subsystem clock frequency
 4. f_{PLL} : PLL clock frequency
 5. f_{IH} : High-speed on-chip oscillator clock frequency
 6. f_{IL} : Low-speed on-chip oscillator clock frequency
 7. f_{CLK} : CPU/peripheral hardware clock frequency

($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$) (3/3)

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Supply current ^{Notes 1, 2}	I _{SNOZ}	SNOOZE mode	A/D converter operation	During mode transition		1.0	1.3	mA
				During conversion	Low-voltage mode AV _{REFP} = V _{DD} = 5.0 V		2.1	2.6
		DTC operation			4.5		mA	

- Notes 1.** Total current flowing into V_{DD} and EV_{DD0}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD0}, V_{SS}, or EV_{SS0}. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.
- 2.** The values below the MAX. column include the STOP leakage current.

($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Window watchdog timer operating current	I_{WDT} ^{Notes 1, 2}	$f_{\text{IL}} = 15\text{ kHz}$			0.22		μA
A/D converter operating current	I_{ADC} ^{Note 3}	When conversion at maximum speed	Normal mode, $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}} = 5.0\text{ V}$		1.3	1.7	mA
		When internal reference voltage is selected ^{Note 5}			75.0		μA
LVD operating current	I_{LVD} ^{Note 4}				0.08		μA
Temperature sensor operating current	I_{TMPS}				75.0		μA
D/A converter operating current	I_{DAC}	Per channel			0.8	1.5	mA
Comparator operating current	I_{CMP}				50.0		μA
BGO operating current	I_{BGO} ^{Note 6}				2.50	12.20	mA

- Notes**
- When the high-speed on-chip oscillator clock and high-speed system clock are stopped.
 - Current flowing only to the watchdog timer (including the operation current of the 15 kHz on-chip oscillator). The current value is the sum of I_{DD1} , I_{DD2} , or I_{DD3} and I_{WDT} when the watchdog timer operates in STOP mode.
 - Current flowing only to the A/D converter. The current value is the sum of I_{DD1} or I_{DD2} and I_{ADC} when the A/D converter operates in operation mode or HALT mode.
 - Current flowing only to the LVD circuit. The current value is the sum of I_{DD1} , I_{DD2} , or I_{DD3} and I_{LVD} when the LVD circuit operates in operation mode, HALT mode, or STOP mode.
 - Operating current that increases when the internal reference voltage is selected. This current flows even when conversion is stopped.
 - Current increased by the BGO operation. The current value is the sum of I_{DD1} or I_{DD2} and I_{BGO} when the BGO operates in operation mode or HALT mode.

5.4 AC Characteristics

5.4.1 Basic Operation

($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$) (1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	T_{CY}	High-speed on-chip oscillator clock operation	0.04166		1	μs
		High-speed system clock operation	0.05		1	μs
		PLL clock operation	0.04166		1	μs
		Subsystem clock operation	28.5	30.5	34.5	μs
		Low-speed on-chip oscillator clock operation		66.6		μs
		In self programming mode	0.04166		1	μs
CPU/peripheral hardware clock frequency	f_{CLK}		0.04166		66.6	μs
External system clock frequency	f_{EX}		1.0		20.0	MHz
	f_{EXS}		29		35	kHz
External system clock input high-level width, low-level width	t_{EXH} , t_{EXL}		24			ns
	t_{EXHS} , t_{EXLS}		13.7			μs
T100 to T107, T110 to T117 input high-level width, low-level width	t_{T1H} , t_{T1L}		$1/f_{MCK}+10$			ns
TO00 to TO07, TO10 to TO17 output frequency	f_{TO}	All TO pins, Normal slew rate, $C = 30\text{ pF}$	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$		12	MHz
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$		6	MHz
		TO01, TO06, TO07, TO11, TO13 only, Special slew rate, $C = 30\text{ pF}$			2	MHz
PCLBUZ0 output frequency	f_{PCL}	Normal slew rate $C = 30\text{ pF}$	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$		12	MHz
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$		6	MHz
		Special slew rate $C = 30\text{ pF}$			2	MHz
Timer RJ input cycle	t_C	TRJIO0	100			ns
Timer RJ input high-level width, low-level width	t_{WH} , t_{WL}	TRJIO0	40			ns
Interrupt input high-level width, low-level width	t_{INTH} , t_{INTL}	INTP0 to INTP13 ^{Note}	1			μs
KR0 to KR7 key interrupt input low-level width	t_{KR}		250			ns
RESET low-level width	t_{RSL}		10			μs

Note Pins $\overline{\text{RESET}}$, INTP0 to INTP3, INTP12, and INTP13 have noise filters for transient levels lasting less than 100 ns.

Caution Excluding the error in oscillation frequency accuracy.

Remark f_{MCK} : Timer array unit operation clock frequency

($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$) (2/2)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Port output rise time, port output fall time	t_{rO}, t_{fO}	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P96, P97, P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate) $C = 30\text{ pF}$	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$			25	ns
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			55	ns
		P10, P12, P14, P30, P120, P140 (special slew rate) $C = 30\text{ pF}$	$4.0\text{ V} \leq EV_{DD0} \leq 5.5\text{ V}$		25 ^{Note}	60	ns
			$2.7\text{ V} \leq EV_{DD0} < 4.0\text{ V}$			100	ns

Note $T_A = +25^\circ\text{C}$, $EV_{DD0} = 5.0\text{ V}$


Caution Excluding the error in oscillation frequency accuracy.

Remark f_{MCK} : Timer array unit operation clock frequency



AC Timing Test Points




External System Clock Timing




TI/TO Timing




Interrupt Request Input Timing




Key Interrupt Input Timing



RESET Input Timing



Output Rising and Falling Timing



5.5 Peripheral Functions Characteristics


5.5.1 Serial Array Unit

(1) During communication at same potential (UART mode) (dedicated baud rate generator output)


($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	-				$f_{MCK}/6$	bps
		$f_{CLK} = 24\text{ MHz}$,	Normal slew rate		4	Mbps
		$f_{MCK} = f_{CLK}$	Special slew rate		2	Mbps

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Caution Select the normal input buffer for the RxD0 pin and RxD1 pin and normal output mode for the TxD0 pin and TxD1 pin.

Remark f_{MCK} : Serial array unit operation clock frequency

(2) During communication at same potential (CSI mode) (master mode, $\overline{\text{SCKp}}$... internal clock output, normal slew rate)**($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCKp}}$ cycle time	$t_{\text{CY}1}$		166.6 ^{Note 5}			ns
$\overline{\text{SCKp}}$ high-level width, low-level width	$t_{\text{KH}1}$ $t_{\text{KL}1}$	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$	$t_{\text{CY}1}/2 - 12$			ns
		$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$	$t_{\text{CY}1}/2 - 18$			ns
Slp setup time (to $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	$t_{\text{SI}1}$	$4.0\text{ V} \leq \text{EV}_{\text{DD}0} \leq 5.5\text{ V}$	55			ns
		$2.7\text{ V} \leq \text{EV}_{\text{DD}0} < 4.0\text{ V}$	66			ns
Slp hold time (from $\overline{\text{SCKp}}\uparrow$) ^{Note 2}	$t_{\text{SI}1}$		30			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOp output ^{Note 3}	$t_{\text{SO}1}$	$C = 30\text{ pF}$ ^{Note 4}			40	ns

- Notes**
1. When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$. The Slp setup time becomes "to $\overline{\text{SCKp}}\downarrow$ " when $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$ or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$.
 2. When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$ or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$. The Slp hold time becomes "from $\overline{\text{SCKp}}\downarrow$ " when $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$ or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$.
 3. When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$. The delay time to SOp output becomes "from $\overline{\text{SCKp}}\uparrow$ " when $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$.
 4. C is the load capacitance of the $\overline{\text{SCKp}}$ and SOp output lines.
 5. $t_{\text{CY}1} \geq 4/f_{\text{CLK}}$ must also be satisfied.

Caution Select the normal input buffer for the Slp pin and normal output mode for the SOp pin and $\overline{\text{SCKp}}$ pin.

Remark p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

(3) During communication at same potential (CSI mode) (master mode, $\overline{\text{SCKp}}$... internal clock output, special slew rate)**($T_A = -40$ to $+150^\circ\text{C}$, $4.0\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCKp}}$ cycle time	t_{KCY1}		500 ^{Note 5}			ns
$\overline{\text{SCKp}}$ high-level width, low-level width	t_{KH1} , t_{KL1}		$t_{\text{KCY1}}/2 - 60$			ns
Slp setup time (to $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	t_{SIK1}		120			ns
Slp hold time (from $\overline{\text{SCKp}}\uparrow$) ^{Note 2}	t_{SH1}		80			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to SO _p output ^{Note 3}	t_{KSO1}	$C = 30\text{ pF}$ ^{Note 4}			90	ns

- Notes**
1. When $\text{DAP}_{\text{mn}} = 0$ and $\text{CKP}_{\text{mn}} = 0$, or $\text{DAP}_{\text{mn}} = 1$ and $\text{CKP}_{\text{mn}} = 1$. The Slp setup time becomes "to $\overline{\text{SCKp}}\downarrow$ " when $\text{DAP}_{\text{mn}} = 0$ and $\text{CKP}_{\text{mn}} = 1$ or $\text{DAP}_{\text{mn}} = 1$ and $\text{CKP}_{\text{mn}} = 0$.
 2. When $\text{DAP}_{\text{mn}} = 0$ and $\text{CKP}_{\text{mn}} = 0$ or $\text{DAP}_{\text{mn}} = 1$ and $\text{CKP}_{\text{mn}} = 1$. The Slp hold time becomes "from $\overline{\text{SCKp}}\uparrow$ " when $\text{DAP}_{\text{mn}} = 0$ and $\text{CKP}_{\text{mn}} = 1$ or $\text{DAP}_{\text{mn}} = 1$ and $\text{CKP}_{\text{mn}} = 0$.
 3. When $\text{DAP}_{\text{mn}} = 0$ and $\text{CKP}_{\text{mn}} = 0$, or $\text{DAP}_{\text{mn}} = 1$ and $\text{CKP}_{\text{mn}} = 1$. The delay time to SO_p output becomes "from $\overline{\text{SCKp}}\uparrow$ " when $\text{DAP}_{\text{mn}} = 0$ and $\text{CKP}_{\text{mn}} = 1$, or $\text{DAP}_{\text{mn}} = 1$ and $\text{CKP}_{\text{mn}} = 0$.
 4. C is the load capacitance of the $\overline{\text{SCKp}}$ and SO_p output lines.
 5. $t_{\text{KCY1}} \geq 4/f_{\text{CLK}}$ must also be satisfied.

Caution Select the normal input buffer for the Slp pin and normal output mode and special slew rate for the SO_p pin and $\overline{\text{SCKp}}$ pin.

Remark p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

(4) During communication at same potential (CSI mode) (slave mode, $\overline{\text{SCKp}}$... external clock input, normal slew rate)**($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCKp}}$ cycle time	$t_{\text{CY}2}$		$8/f_{\text{MCK}}$			ns
$\overline{\text{SCKp}}$ high-level width, low-level width	$t_{\text{KH}2}$, $t_{\text{KL}2}$		$t_{\text{CY}2}/2$			ns
Slp setup time (to $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	$t_{\text{SIK}2}$		$1/f_{\text{MCK}} + 20$			ns
Slp hold time (from $\overline{\text{SCKp}}\uparrow$) ^{Note 2}	$t_{\text{KS}2}$		$1/f_{\text{MCK}} + 31$			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOp output ^{Note 3}	$t_{\text{KS}02}$	$C = 30\text{ pF}$ ^{Note 4}	$4.0\text{V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq 5.5\text{V}$		$2/f_{\text{MCK}} + 44$	ns
			$2.7\text{V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} < 4.0\text{V}$		$2/f_{\text{MCK}} + 60$	ns
$\overline{\text{SSIp}}$ setup time	$t_{\text{SSI}K}$	DAP = 0		120		ns
		DAP = 1		$1/f_{\text{MCK}} + 120$		ns
$\overline{\text{SSIp}}$ hold time	$t_{\text{KSS}I}$	DAP = 0		$1/f_{\text{MCK}} + 120$		ns
		DAP = 1		120		ns

- Notes**
- When DAP_mn = 0 and CKP_mn = 0, or DAP_mn = 1 and CKP_mn = 1. The Slp setup time becomes "to $\overline{\text{SCKp}}\downarrow$ " when DAP_mn = 0 and CKP_mn = 1 or DAP_mn = 1 and CKP_mn = 0.
 - When DAP_mn = 0 and CKP_mn = 0 or DAP_mn = 1 and CKP_mn = 1. The Slp hold time becomes "from $\overline{\text{SCKp}}\downarrow$ " when DAP_mn = 0 and CKP_mn = 1 or DAP_mn = 1 and CKP_mn = 0.
 - When DAP_mn = 0 and CKP_mn = 0, or DAP_mn = 1 and CKP_mn = 1. The delay time to SOp output becomes "from $\overline{\text{SCKp}}\uparrow$ " when DAP_mn = 0 and CKP_mn = 1, or DAP_mn = 1 and CKP_mn = 0.
 - C is the load capacitance of the $\overline{\text{SCKp}}$ and SOp output lines.

Caution Select the normal input buffer for the Slp, $\overline{\text{SCKp}}$ and $\overline{\text{SSIp}}$ pins and normal output mode for the SOp pin.

- Remarks**
- p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)
 - f_{MCK} : Serial array unit operation clock frequency

(5) During communication at same potential (CSI mode) (slave mode, $\overline{\text{SCKp}}$... external clock input, special slew rate)**($T_A = -40$ to $+150^\circ\text{C}$, $4.0\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)**


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCKp}}$ cycle time	$t_{\text{CY}2}$	$20\text{ MHz} < f_{\text{MCK}}$	$10/f_{\text{MCK}}$			ns
		$10\text{ MHz} < f_{\text{MCK}} \leq 20\text{ MHz}$	$8/f_{\text{MCK}}$			ns
		$f_{\text{MCK}} \leq 10\text{ MHz}$	$6/f_{\text{MCK}}$			ns
$\overline{\text{SCKp}}$ high-level width, low-level width	$t_{\text{KH}2}$, $t_{\text{KL}2}$		$t_{\text{CY}2}/2$			ns
Slp setup time (to $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	$t_{\text{SIK}2}$		80			ns
Slp hold time (from $\overline{\text{SCKp}}\uparrow$) ^{Note 2}	$t_{\text{KSI}2}$		$1/f_{\text{MCK}} + 50$			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOp output ^{Note 3}	$t_{\text{KS}02}$	$C = 30\text{ pF}$ ^{Note 4}			$2/f_{\text{MCK}} + 80$	ns
$\overline{\text{SSIp}}$ setup time	$t_{\text{SSI}K}$	DAP = 0	120			ns
		DAP = 1	$1/f_{\text{MCK}} + 120$			ns
$\overline{\text{SSIp}}$ hold time	t_{KSSI}	DAP = 0	$1/f_{\text{MCK}} + 120$			ns
		DAP = 1	120			ns

- Notes 1.** When DAP_{mn} = 0 and CKP_{mn} = 0, or DAP_{mn} = 1 and CKP_{mn} = 1. The Slp setup time becomes "to $\overline{\text{SCKp}}\downarrow$ " when DAP_{mn} = 0 and CKP_{mn} = 1 or DAP_{mn} = 1 and CKP_{mn} = 0.
- 2.** When DAP_{mn} = 0 and CKP_{mn} = 0 or DAP_{mn} = 1 and CKP_{mn} = 1. The Slp hold time becomes "from $\overline{\text{SCKp}}\downarrow$ " when DAP_{mn} = 0 and CKP_{mn} = 1 or DAP_{mn} = 1 and CKP_{mn} = 0.
- 3.** When DAP_{mn} = 0 and CKP_{mn} = 0, or DAP_{mn} = 1 and CKP_{mn} = 1. The delay time to SOp output becomes "from $\overline{\text{SCKp}}\uparrow$ " when DAP_{mn} = 0 and CKP_{mn} = 1, or DAP_{mn} = 1 and CKP_{mn} = 0.
- 4.** C is the load capacitance of the $\overline{\text{SCKp}}$ and SOp output lines.

Caution Select the normal input buffer for the Slp, $\overline{\text{SCKp}}$ and $\overline{\text{SSIp}}$ pins and normal output mode and special slew rate for the SOp pin.


- Remarks 1.** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)
- 2.** f_{MCK} : Serial array unit operation clock frequency

CSI mode connection diagram (during communication at same potential)




CSI mode serial transfer timing (during communication at same potential)

(When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$)



Remark p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

CSI mode serial transfer timing (during communication at same potential)
 (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)



Remark p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

(6) During communication at same potential (simplified I²C mode)


(SDAr: N-ch open-drain output (EV_{DD0} tolerance) mode, SCLr: normal output mode)

(T_A = -40 to +150°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCLr clock frequency	f _{SCL}				1000 ^{Note}	kHz
Hold time when SCLr = "L"	t _{LOW}		475			ns
Hold time when SCLr = "H"	t _{HIGH}		475			ns
Data setup time (reception)	t _{SU:DAT}		1/f _{MCK} + 85			ns
Data hold time (transmission)	t _{HD:DAT}	C _b = 50 pF, R _b = 2.7 kΩ	0		305	ns

Note f_{SCL} ≤ f_{MCK}/4 must also be satisfied.

Simplified I²C mode connection diagram (during communication at same potential)



Simplified I²C mode serial transfer timing (during communication at same potential)



Caution Select the normal input buffer and N-ch open-drain output mode for the SDAr pin and normal output mode for the SCLr pin.

- Remarks**
1. R_b [Ω]: Communication line (SDAr) pull-up resistance, C_b [F]: Communication line (SCLr, SDAr) load capacitance
 2. r: IICr (r = 00, 01, 10, 11)
 3. f_{MCK}: Serial array unit operation clock frequency


(7) During communication at same potential (simplified I²C mode) (SDAr and SCLr: N-ch open-drain output (EV_{DD0} tolerance) mode)

(T_A = -40 to +150°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	f _{SCL}			400 ^{Note}	kHz
Hold time when SCLr = "L"	t _{LOW}	4.0 V ≤ V _{DD} ≤ 5.5 V, C _b = 100 pF, R _b = 1.7 kΩ	1300		ns
		2.7 V ≤ V _{DD} < 4.0 V, C _b = 100 pF, R _b = 2.7 kΩ			
Hold time when SCLr = "H"	t _{HIGH}	4.0 V ≤ V _{DD} ≤ 5.5 V, C _b = 100 pF, R _b = 1.7 kΩ	600		ns
		2.7 V ≤ V _{DD} < 4.0 V, C _b = 100 pF, R _b = 2.7 kΩ			
Data setup time (reception)	t _{SU-DAT}	4.0 V ≤ V _{DD} ≤ 5.5 V, C _b = 100 pF, R _b = 1.7 kΩ	1/f _{MCK} + 120		ns
		2.7 V ≤ V _{DD} < 4.0 V, C _b = 100 pF, R _b = 2.7 kΩ	1/f _{MCK} + 270		ns
Data hold time (transmission)	t _{HD-DAT}	4.0 V ≤ V _{DD} ≤ 5.5 V, C _b = 100 pF, R _b = 1.7 kΩ	0	300	ns
		2.7 V ≤ V _{DD} < 4.0 V, C _b = 100 pF, R _b = 2.7 kΩ			


Note f_{SCL} ≤ f_{MCK}/4 must also be satisfied.

Simplified I²C mode connection diagram (during communication at same potential)



Caution Select the normal input buffer and N-ch open-drain output mode for the SDAr pin and SCLr pin.

- Remarks**
1. R_b [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C_b [F]: Communication line (SDAr, SCLr) load capacitance, V_b[V]: Communication line voltage
 2. r: IICr (r = 00, 01, 10, 11)
 3. f_{MCK}: Serial array unit operation clock frequency

Simplified I²C mode serial transfer timing (during communication at same potential)

Remark r: IICr (r = 00, 01, 10, 11)


(8) Communication at different potential (UART mode) (TxD output buffer: N-ch open-drain, RxD input buffer: TTL)

(T_A = -40 to +150°C, 4.0 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)


Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate	-	Reception	2.7 V ≤ V _b ≤ EV _{DD0} , V _{IH} = 2.2 V, V _{IL} = 0.8 V			f _{MCK} /6	bps
						4.0	Mbps
		Transmission	2.7 V ≤ V _b ≤ EV _{DD0} , V _{OH} = 2.2 V, V _{OL} = 0.8 V			Smaller number of the values given by f _{MCK} /6 and expression 1 is applicable.	bps
						4.0	Mbps
		Theoretical value of the maximum transfer rate ^{Note} (C _b = 30 pF) Normal slew rate					

Note Expression 1: Maximum transfer rate = 1 / [{-C_b × R_b × ln (1 - 2.2/V_b)} × 3]

UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)



Caution Select the TTL input buffer for the RxD0 pin and RxD1 pin and N-ch open-drain output mode for the TxD0 pin and TxD1 pin.

- Remarks**
1. R_b [Ω]: Communication line (TxD) pull-up resistance, C_b [F]: Communication line (TxD) load capacitance, V_b [V]: Communication line voltage
 2. f_{MCK}: Serial array unit operation clock frequency


(9) During communication at different potential (3-V supply system) (CSI mode) (master mode, $\overline{\text{SCKp}}$... internal clock output, normal slew rate)

($T_A = -40$ to $+150^\circ\text{C}$, $4.0\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCKp}}$ cycle time	t_{CY1}	$2.7\text{ V} \leq V_b \leq \text{EV}_{\text{DD0}}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$	400 ^{Note3}			ns
$\overline{\text{SCKp}}$ high-level width	t_{KH1}	$2.7\text{ V} \leq V_b \leq \text{EV}_{\text{DD0}}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$	$t_{\text{CY1}}/2 - 75$			ns
$\overline{\text{SCKp}}$ low-level width	t_{KL1}	$2.7\text{ V} \leq V_b \leq \text{EV}_{\text{DD0}}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$	$t_{\text{CY1}}/2 - 20$			ns
Slp setup time (to $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	t_{SIK1}	$2.7\text{ V} \leq V_b \leq \text{EV}_{\text{DD0}}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$	150			ns
Slp setup time (to $\overline{\text{SCKp}}\downarrow$) ^{Note 2}	t_{SIK1}	$2.7\text{ V} \leq V_b \leq \text{EV}_{\text{DD0}}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$	70			ns
Slp hold time (from $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	t_{KSI1}	$2.7\text{ V} \leq V_b \leq \text{EV}_{\text{DD0}}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$	30			ns
Slp hold time (from $\overline{\text{SCKp}}\downarrow$) ^{Note 2}	t_{KSI1}	$2.7\text{ V} \leq V_b \leq \text{EV}_{\text{DD0}}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$	30			ns
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOp output ^{Note1}	t_{KSO1}	$2.7\text{ V} \leq V_b \leq \text{EV}_{\text{DD0}}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$			120	ns
Delay time from $\overline{\text{SCKp}}\uparrow$ to SOp output ^{Note2}	t_{KSO1}	$2.7\text{ V} \leq V_b \leq \text{EV}_{\text{DD0}}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$			40	ns

- Notes 1.** When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$.
- 2.** When $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$.
- 3.** $t_{\text{CY1}} \geq 4/f_{\text{CLK}}$ must also be satisfied.


CSI mode connection diagram (during communication at different potential)




Caution Select the TTL input buffer for the Slp pin and N-ch open-drain output mode for the SOp pin and $\overline{\text{SCKp}}$ pin.

- Remarks 1.** R_b [Ω]: Communication line ($\overline{\text{SCKp}}$, SOp) pull-up resistance, C_b [F]: Communication line (SOp, $\overline{\text{SCKp}}$) load capacitance, V_b [V]: Communication line voltage
- 2.** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)
- 3.** AC characteristics of the serial array unit during communication at different potential in CSI mode are measured with the V_{IH} and V_{IL} below:
When $4.0\text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5\text{ V}$, $2.7\text{ V} \leq V_b \leq 4.0\text{ V}$: $V_{\text{IH}} = 2.2\text{ V}$, $V_{\text{IL}} = 0.8\text{ V}$

CSI mode serial transfer timing (master mode) (during communication at different potential)
 (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)



CSI mode serial transfer timing (master mode) (during communication at different potential)
 (When DAPmn= 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)




(10) During communication at different potential (3-V supply system) (CSI mode) (slave mode, $\overline{\text{SCKp}}$... external clock input, normal slew rate)**($T_A = -40$ to $+150^\circ\text{C}$, $4.0\text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0\text{ V}$)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
$\overline{\text{SCKp}}$ cycle time	t_{KCY2}	$2.7\text{ V} \leq \text{V}_b \leq \text{V}_{\text{DD}}$	$20\text{ MHz} < f_{\text{MCK}} \leq 24\text{ MHz}$	$12/f_{\text{MCK}}$			ns
			$8\text{ MHz} < f_{\text{MCK}} \leq 20\text{ MHz}$	$10/f_{\text{MCK}}$			ns
			$4\text{ MHz} < f_{\text{MCK}} \leq 8\text{ MHz}$	$8/f_{\text{MCK}}$			ns
			$f_{\text{MCK}} \leq 4\text{ MHz}$	$6/f_{\text{MCK}}$			ns
$\overline{\text{SCKp}}$ high-level width, low-level width	t_{KH2} , t_{KL2}	$2.7\text{ V} \leq \text{V}_b \leq \text{V}_{\text{DD}}$	$t_{\text{KCY2}}/2 - 20$			ns	
Slp setup time (to $\overline{\text{SCKp}}\uparrow$) ^{Note 1}	t_{SIK2}		90			ns	
Slp hold time (from $\overline{\text{SCKp}}\uparrow$) ^{Note 2}	t_{SI2}		$1/f_{\text{MCK}} + 50$			ns	
Delay time from $\overline{\text{SCKp}}\downarrow$ to SOp output ^{Note 3}	t_{KSO2}	$2.7\text{ V} \leq \text{V}_b \leq \text{V}_{\text{DD}}$, $C_b = 30\text{ pF}$, $R_b = 1.4\text{ k}\Omega$			$2/f_{\text{MCK}} + 120$	ns	
$\overline{\text{SSIp}}$ setup time	t_{SSI1}	DAP = 0	120			ns	
		DAP = 1	$1/f_{\text{MCK}} + 120$			ns	
$\overline{\text{SSIp}}$ hold time	t_{KSS1}	DAP = 0	$1/f_{\text{MCK}} + 120$			ns	
		DAP = 1	120			ns	

- Notes**
- When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes "to $\overline{\text{SCKp}}\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.
 - When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from $\overline{\text{SCKp}}\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.
 - When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from $\overline{\text{SCKp}}\uparrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


CSI mode connection diagram (during communication at different potential)




Caution Select the TTL input buffer for the Slp , $\overline{\text{SCKp}}$ and $\overline{\text{SSlp}}$ pins and N-ch open-drain output mode for the SOp pin.

- Remarks**
- R_b [Ω]: Communication line (SOp) pull-up resistance, C_b [F]: Communication line (SOp) load capacitance, V_b [V]: Communication line voltage
 - p : CSlp ($p = 00, 01, 10, 11$), m : Unit m ($m = 0, 1$), n : Channel n ($n = 0, 1$)
 - AC characteristics of the serial array unit during communication at different potential in CSI mode are measured with the V_{IH} and V_{IL} below:
When $4.0 \text{ V} \leq \text{EV}_{DD0} \leq 5.5 \text{ V}$, $2.7 \text{ V} \leq V_b \leq 4.0 \text{ V}$: $V_{IH} = 2.2 \text{ V}$, $V_{IL} = 0.8 \text{ V}$

CSI mode serial transfer timing (slave mode) (during communication at different potential)
 (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)



CSI mode serial transfer timing (slave mode) (during communication at different potential)
 (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)





(11) During communication at different potential (3-V supply system) (simplified I²C mode)

(SDAr: TTL input buffer mode or N-ch open-drain output (EV_{DD0} tolerance) mode, SCLr: N-ch open-drain output (EV_{DD0} tolerance) mode)

(T_A = -40 to +150°C, 4.0 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	f _{SCL}	2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 1.4 kΩ		400 ^{Note}	kHz
Hold time when SCLr = "L"	t _{LOW}	2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 1.4 kΩ	1200		ns
Hold time when SCLr = "H"	t _{HIGH}	2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 1.4 kΩ	600		ns
Data setup time (reception)	t _{SU-DAT}	2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 1.4 kΩ	135 + 1/f _{MCK}		ns
Data hold time (transmission)	t _{HD-DAT}	2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 1.4 kΩ	0	140	ns

Note f_{SCL} ≤ f_{MCK}/4 must also be satisfied.

Simplified I²C mode connection diagram (during communication at different potential)Simplified I²C mode serial transfer timing (during communication at different potential)

Caution Select the TTL input buffer and the N-ch open-drain output mode for the SDAr pin and N-ch open-drain output mode for the SCLr pin.

- Remarks**
1. R_b [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C_b [F]: Communication line (SDAr, SCLr) load capacitance, V_b [V]: Communication line voltage
 2. f_{MCK} : Serial array unit operation clock frequency

5.5.2 Serial Interface IICA

($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)

Parameter	Symbol	Conditions	Normal Mode		Fast Mode		Fast Mode Plus		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	f_{SCL}	Fast mode plus: $10\text{ MHz} \leq f_{\text{CLK}}$					0	1000	kHz
		Fast mode: $3.5\text{ MHz} \leq f_{\text{CLK}}$			0	400			kHz
		Normal mode: $1\text{ MHz} \leq f_{\text{CLK}}$	0	100					kHz
Setup time of restart condition ^{Note 1}	$t_{\text{SU:STA}}$		4.7		0.6		0.26		μs
Hold time	$t_{\text{HD:STA}}$		4.0		0.6		0.26		μs
Hold time when SCLA0 = "L"	t_{LOW}		4.7		1.3		0.5		μs
Hold time when SCLA0 = "H"	t_{HIGH}		4.0		0.6		0.26		μs
Data setup time (reception)	$t_{\text{SU:DAT}}$		250		100		50		ns
Data hold time (transmission) ^{Note 2}	$t_{\text{HD:DAT}}$		0	3.45	0	0.9	0		μs
Setup time of stop condition	$t_{\text{SU:STO}}$		4.0		0.6		0.26		μs
Bus-free time	t_{BUF}		4.7		1.3		0.5		μs


- Notes 1.** The first clock pulse is generated after this period when the start/restart condition is detected.
2. The maximum value (MAX.) of $t_{\text{HD:DAT}}$ is during normal transfer and a wait state is inserted in the $\overline{\text{ACK}}$ (acknowledge) timing.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $C_b = 400\text{ pF}$, $R_b = 2.7\text{ k}\Omega$

Fast mode: $C_b = 320\text{ pF}$, $R_b = 1.1\text{ k}\Omega$

Fast mode plus: $C_b = 120\text{ pF}$, $R_b = 1.1\text{ k}\Omega$



5.5.3 On-chip Debug (UART)

(T_A = -40 to +150°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	-		115.2 k		1 M	bps

5.5.4 LIN/UART Module (RLIN3) UART Mode

(T_A = -40 to +150°C, 2.7 V ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate	-	Operation mode, HALT mode	LIN communication clock source (f _{CLK} or f _{MX}): 4 to 24 MHz			4000	kbps
		SNOOZE mode	LIN communication clock source (f _{CLK}): 1 to 24 MHz FRQSEL4 = 0 in the user option byte (000C2H/020C2H)			2.4	
			LIN communication clock source (f _{CLK}): 1 to 24 MHz FRQSEL4 = 1 in the user option byte (000C2H/020C2H)			1.2	

5.6 Analog Characteristics

5.6.1 A/D Converter Characteristics

(1) When $AV_{REF}(+) = AV_{REFP}/ANI0$ ($ADREFP1 = 0, ADREFP0 = 1$), $AV_{REF}(-) = AV_{REFM}/ANI1$ ($ADREFM = 1$), target ANI pin: ANI2 to ANI23 (power supply: V_{DD})

($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$, Reference voltage (+) = AV_{REFP} ,

Reference voltage (-) = $AV_{REFM} = 0\text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution $AV_{REFP} = V_{DD}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		± 1.2	± 3.0	LSB
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		± 1.2	± 3.5	LSB
Conversion time	t_{CONV}	10-bit resolution $AV_{REFP} = V_{DD}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	2.125		39	μs
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$	3.1875		39	μs
Zero-scale error ^{Notes 1, 2}	EZS	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.25	%FSR
Full-scale error ^{Notes 1, 2}	EFS	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.25	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 2.5	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 1.5	LSB
Reference voltage (+)	AV_{REFP}			2.7		V_{DD}	V
Analog input voltage	V_{AIN}			0		AV_{REFP}	V
Internal reference voltage (+)	V_{BGR}	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		1.38	1.45	1.52	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

(2) When $AV_{REF}(+) = AV_{REFP}/ANI0$ ($ADREFP1 = 0, ADREFP0 = 1$), $AV_{REF}(-) = AV_{REFM}/ANI1$ ($ADREFM = 1$), target ANI pin: ANI24 to ANI30 (power supply: EV_{DD0})

($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$, Reference voltage (+) = AV_{REFP} , Reference voltage (-) = $AV_{REFM} = 0\text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution $AV_{REFP} = V_{DD}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		± 1.2	± 4.5	LSB
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		± 1.2	± 5.0	LSB
Conversion time	t_{CONV}	10-bit resolution $AV_{REFP} = V_{DD}$	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	2.125		39	μs
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$	3.1875		39	μs
Zero-scale error ^{Notes 1, 2}	EZS	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.35	%FSR
Full-scale error ^{Notes 1, 2}	EFS	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.35	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 3.5	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution $AV_{REFP} = V_{DD}$	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 2.0	LSB
Reference voltage (+)	AV_{REFP}			2.7		V_{DD}	V
Analog input voltage	V_{AIN}			0		AV_{REFP} and EV_{DD0}	V
Internal reference voltage (+)	V_{BGR}	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		1.38	1.45	1.52	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

(3) When $AV_{REF}(+) = V_{DD}$ ($ADREFP1 = 0$, $ADREFP0 = 0$), $AV_{REF}(-) = V_{SS}$ ($ADREFM = 0$), target ANI pin: ANI0 to ANI23, ANI24 to ANI30

($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$, Reference voltage (+) = V_{DD} ,

Reference voltage (-) = V_{SS})

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution ANI0 to ANI23	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		± 1.2	± 5.0	LSB
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		± 1.2	± 5.5	LSB
		10-bit resolution ANI24 to ANI30	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		± 1.2	± 6.5	LSB
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$		± 1.2	± 7.0	LSB
Conversion time	t_{CONV}	10-bit resolution	$4.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	2.125		39	μs
			$2.7\text{ V} \leq V_{DD} < 4.0\text{ V}$	3.1875		39	μs
Zero-scale error ^{Notes 1, 2}	EVS	10-bit resolution ANI0 to ANI23	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.50	%FSR
		10-bit resolution ANI24 to ANI30	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.60	%FSR
Full-scale error ^{Notes 1, 2}	EFS	10-bit resolution ANI0 to ANI23	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.50	%FSR
		10-bit resolution ANI24 to ANI30	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.60	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution ANI0 to ANI23	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 3.5	LSB
		10-bit resolution ANI24 to ANI30	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 4.0	LSB
Differential linearity error ^{Note 1}	DLE	10-bit resolution	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 2.0	LSB
Analog input voltage	V_{AIN}	ANI0 to ANI23 ^{Note 3}		0		V_{DD}	V
		ANI24 to ANI30 ^{Note 3}		EV_{SS}		EV_{DD0}	V
Internal reference voltage (+)	V_{BGR}	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$		1.38	1.45	1.52	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. The number of pins depends on the product. For details, refer to **2.1 Pin Function List**.

(4) When $AV_{REF}(+) =$ internal reference voltage ($ADREFP1 = 1, ADREFP0 = 0$), $AV_{REF}(-) = AV_{REFM}/ANI1$
($ADREFM = 1$), target ANI pin: ANI0, ANI2 to ANI23, ANI24 to ANI30

($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq EV_{DD0} = EV_{DD1} = V_{DD} \leq 5.5\text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0\text{ V}$, Reference voltage (+) = V_{BGR} ,

Reference voltage (-) = $AV_{REFM} = 0\text{ V}$)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES			8			bit
Conversion time	t_{CONV}	8-bit resolution	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	17		39	μs
Zero-scale error ^{Notes 1, 2}	EZS	8-bit resolution	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 0.60	%FSR
Integral linearity error ^{Note 1}	ILE	8-bit resolution	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 2.0	LSB
Differential linearity error ^{Note 1}	DLE	8-bit resolution	$2.7\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			± 1.0	LSB
Reference voltage (+)	V_{BGR}			1.38	1.45	1.52	V
Analog input voltage	V_{AIN}			0		V_{BGR}	V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

5.6.2 Temperatures Sensor Characteristics

($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V_{TMPS25}	Setting ADS register = 80H, $T_A = +25^\circ\text{C}$		1.1		V
Reference output voltage	V_{CONST}	Setting ADS register = 81H	1.38	1.45	1.52	V
Temperature coefficient	F_{VTMPS}	Temperature sensor that depends on the temperature		-3.3		mV/ $^\circ\text{C}$
Operation stabilization wait time	t_{AMP}		5			μs

5.6.3 D/A Converter Characteristics

($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				8	bit
Overall error	AINL	Rload = 4 M Ω $2.7\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$			-2.5/+3.0	LSB
		Rload = 8 M Ω $2.7\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$			-2.5/+3.0	LSB
Settling time	t_{SET}	Cload = 20 pF $2.7\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$			3	μs

5.6.4 Comparator Characteristics

($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input offset voltage	V_{IOCOMP}			± 5	± 90	mV
Input voltage range	V_{ICMP}		0		V_{DD}	V
Response time	$t_{\text{CR}}, t_{\text{CF}}$	Input amplitude $\pm 100\text{ mV}$		70	700	ns
Stabilization wait time during input channel switching ^{Note 1}	t_{WAIT}	Input amplitude $\pm 100\text{ mV}$	800			ns
Operation stabilization wait time ^{Note 2}	t_{CMP}	$3.3\text{ V} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$	1			μs
		$2.7\text{ V} \leq \text{V}_{\text{DD}} < 3.3\text{ V}$	3			μs


- Notes**
1. Period of time from when the comparator input channel is switched until the comparator is switched to output
 2. Period of time from when the comparator operation is enabled (HCMPON bit in CMPCTL is set to 1) until the comparator satisfies the DC/AC characteristics.

5.6.5 POR Circuit Characteristics

($T_A = -40$ to $+150^\circ\text{C}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage ^{Note 1}	V_{POR}	Power supply rise time	1.48	1.56	1.67	V
	V_{PDR}	Power supply fall time	1.47	1.55	1.66	V
Minimum pulse width ^{Note 2}	T_{PW}		300			μs
Detection delay time	T_{PD}				350	μs

- Notes**
- This indicates the POR circuit characteristics, and normal operation is not guaranteed under the condition of less than lower limit operation voltage (2.7 V).
 - Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR} .



5.6.6 LVD Circuit Characteristics

(1) LVD detection voltage of interrupt mode or reset mode

(T_A = -40 to +150°C, V_{PDR} ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage level	V _{LVD0}	Power supply rise time	4.62	4.74	5.22	V
			Power supply fall time	4.52	4.64	5.11	V
		V _{LVD1}	Power supply rise time	4.50	4.62	5.09	V
			Power supply fall time	4.40	4.52	4.98	V
		V _{LVD2}	Power supply rise time	4.30	4.42	4.87	V
			Power supply fall time	4.21	4.32	4.76	V
		V _{LVD3}	Power supply rise time	3.13	3.22	3.66	V
			Power supply fall time	3.07	3.15	3.47	V
		V _{LVD4}	Power supply rise time	2.95	3.02	3.44	V
			Power supply fall time	2.89	2.96	3.23	V
V _{LVD5}	Power supply rise time	2.74	2.81	3.22	V		
	Power supply fall time	2.68 ^{Note}	2.75	3.00	V		
Minimum pulse width		t _{LW}		300			μs
Detection delay time		t _{LD}				300	μs

Note The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when V_{DD} = 2.7 V) is possible until a reset is effected at the power supply falling time.

(2) LVD detection voltage of interrupt & reset mode

(T_A = -40 to +150°C, V_{PDR} ≤ EV_{DD0} = EV_{DD1} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Interrupt and reset mode	V _{LVD5}	VPOC2, VPOC1, VPOC0 = 0, 0, 1 ^{Note 1} , falling reset voltage: 2.75 V	2.68 ^{Note 2}	2.75	3.00	V	
	V _{LVD2}	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.30	4.42	4.87	V
			Falling interrupt voltage	4.21	4.32	4.76	V
	V _{LVD5}	VPOC2, VPOC1, VPOC0 = 0, 1, 0 ^{Note 1} , falling reset voltage: 2.75 V	2.68 ^{Note 2}	2.75	3.00	V	
	V _{LVD1}	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.50	4.62	5.09	V
			Falling interrupt voltage	4.40	4.52	4.98	V
	V _{LVD5}	VPOC2, VPOC1, VPOC0 = 0, 1, 1 ^{Note 1} , falling reset voltage: 2.75 V	2.68 ^{Note 2}	2.75	3.00	V	
	V _{LVD3}	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	3.13	3.22	3.66	V
			Falling interrupt voltage	3.07	3.15	3.47	V
	V _{LVD0}	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.62	4.74	5.22	V
			Falling interrupt voltage	4.52	4.64	5.11	V

Notes 1. These values indicate setting values of option bytes.

2. The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when V_{DD} = 2.7 V) is possible until a reset is effected at the power supply falling time.

5.7 Power Supply Voltage Rising Time

($T_A = -40$ to $+150^\circ\text{C}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Maximum power supply voltage rising slope	S_{Vmax}	0 V \rightarrow V_{DD} ($V_{POC2} = 0$ or 1 ^{Note 2})			50 ^{Note 3}	V/ms
Minimum power supply voltage rising slope ^{Note 1}	S_{Vmin}	0 V \rightarrow 2.7 V	6.5			V/ms


- Notes 1.** The minimum power supply voltage rising slope is applied only under the following condition.
 When the voltage detection (LVD) circuit is not used ($V_{POC2} = 1$) and an external reset circuit is not used or when a reset is not effected until $V_{DD} = 2.7$ V.
- 2.** These values indicate setting values of option bytes.
- 3.** If the power supply drops below V_{PDR} and a POR reset is effected, this specification is also applied when the power supply is recovered without dropping to 0 V.

5.8 RAM Data Retention Characteristics

($T_A = -40$ to $+150^\circ\text{C}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V_{DDDR}		1.47 ^{Note}		5.5	V

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



5.9 Flash Memory Programming Characteristics

($T_A = -40$ to $+150^\circ\text{C}$, $2.7\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} = \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	f _{CLK}		1		24	MHz
Number of code flash rewrites Notes 1, 2, 3	C _{erwr}	Retained for 20 years $T_A = +85^\circ\text{C}$ Note 4	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 20 years $T_A = +85^\circ\text{C}$ Note 4	10,000			
		Retained for 5 years $T_A = +85^\circ\text{C}$ Note 4	100,000			
Erase time	T _{erasa}	Block erase	5			ms
Write time	T _{wrwa}	1 word write	10			μs

- Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The starting point of the retaining years are after the erase.
- 2.** When using flash memory programmer and Renesas Electronics self programming library
- 3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
- 4.** The specified data retention time is given under the condition that the average temperature (T_A) is 85°C or below.

6. PACKAGE DRAWING

6.1 20-pin products

20-PIN PLASTIC SSOP (7.62 mm (300))



NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

(UNIT:mm)


ITEM	DIMENSIONS
A	6.50±0.10
B	0.325
C	0.65 (T.P.)
D	0.22 ^{+0.10} _{-0.05}
E	0.10±0.05
F	1.30±0.10
G	1.20
H	8.10±0.20
I	6.10±0.10
J	1.00±0.20
K	0.15 ^{+0.05} _{-0.01}
L	0.50
M	0.13
N	0.10
P	3° ^{+5°} _{-3°}
T	0.25(T.P)
U	0.60±0.15
V	0.25 MAX.
W	0.15 MAX.

P20MC-65-CAA-1

©2010 Renesas Electronics Corporation. All rights reserved.

6.2 30-pin products

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP30-6.1x9.7-0.65	PLSP0030JB-A	P30MC-65-CAB-2	0.18



NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition .


(UNIT:mm)

ITEM	DIMENSIONS
A	9.70±0.10
B	0.30
C	0.65 (T.P.)
D	0.22 ^{+0.10} _{-0.05}
E	0.10±0.05
F	1.30±0.10
G	1.20
H	8.10±0.20
I	6.10±0.10
J	1.00±0.20
K	0.15 ^{+0.05} _{-0.01}
L	0.50
M	0.13
N	0.10
P	3° ^{+5°} _{-3°}
T	0.25(T.P.)
U	0.60±0.15
V	0.25 MAX.
W	0.15 MAX.




©2012 Renesas Electronics Corporation. All rights reserved.

6.3 32-pin products

JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-HVQFN32-5x5-0.50	PVQN0032KD-A	P32K9-50A-BAH	0.058



DETAIL OF (A) PART




Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	—	4.75	—
E	—	4.75	—
A	—	—	0.90
A_1	0.00	—	—
b	0.20	0.25	0.30
e	—	0.50	—
L_p	0.30	0.40	0.50
x	—	—	0.10
y	—	—	0.05
H_D	4.95	5.00	5.05
H_E	4.95	5.00	5.05
Z_D	—	0.75	—
Z_E	—	0.75	—
c_2	0.19	0.20	0.21
D_2	—	3.30	—
E_2	—	3.30	—

6.4 48-pin products

6.4.1 48-pin LQFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP48-7x7-0.50	PLQP0048KF-A	P48GA-50-8EU-1	0.16




(UNIT:mm)

ITEM	DIMENSIONS
D	7.00±0.20
E	7.00±0.20
HD	9.00±0.20
HE	9.00±0.20
A	1.60 MAX.
A1	0.10±0.05
A2	1.40±0.05
A3	0.25
b	0.22±0.05
c	0.145 ^{+0.055} _{-0.045}
L	0.50
Lp	0.60±0.15
L1	1.00±0.20
θ	3° ^{+5°} _{-3°}
e	0.50
x	0.08
y	0.08
ZD	0.75
ZE	0.75




NOTE
 Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

6.4.2 48-pin VQFN

JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-HVQFN48-7x7-0.50	PVQN0048KG-A	P48K9-50A-BAJ	0.13




DETAIL OF (A) PART



Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	—	6.75	—
E	—	6.75	—
A	—	—	0.90
A ₁	0.00	—	—
b	0.20	0.25	0.30
e	—	0.50	—
L _p	0.30	0.40	0.50
x	—	—	0.10
y	—	—	0.05
H _D	6.95	7.00	7.05
H _E	6.95	7.00	7.05
Z _D	—	0.75	—
Z _E	—	0.75	—
c ₂	0.19	0.20	0.21
D ₂	—	5.40	—
E ₂	—	5.40	—

6.5 64-pin products

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP64-10x10-0.50	PLQP0064KF-A	P64GB-50-UEU-2	0.35




NOTE
Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

6.6 80-pin products

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP80-12x12-0.50	PLQP0080KE-A	P80GK-50-8EU-2	0.53




NOTE
 Each lead centerline is located within 0.08 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.

6.7 100-pin products

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP100-14x14-0.50	PLQP0100KE-A	P100GC-50-GBR-1	0.69



©2012 Renesas Electronics Corporation. All rights reserved.

REVISION HISTORY	RL78/F13, F14 Datasheet
------------------	-------------------------

Rev	Date	Description	
		Page	Summary
2.20	Dec 27, 2024	-	First edition issued.

All trademarks and registered trademarks are the property of their respective owners.
 SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.
--

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity.

Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/.