# RENESAS

## RL78/F23, F24 RENESAS MCU

## Datasheet

R01DS0446EJ0110 Rev.1.10 Jun 30, 2024

The RL78/F23, F24 microcontrollers are ideal for realizing future highly reliable smart actuators and sensors, as well as low-end body ECUs. RL78/F23, F24 products are designed according to ISO 26262 and support functional safety (FuSa) up to ASIL B. They support up to the EVITA-Light security standard or more. An AES crypto module can handle key lengths of up to 256 bits and supports secure boot and authentication. To further boost the calculation performance for BLDC (FOC) motor control and DC/DC control systems, RL78/F23, F24 is equipped with the unique application accelerator IP to offload complex trigonometric and arithmetic processing. Please refer to the **User's Manual: Hardware (R01UH0944EJ)** for product details.

## 1. OVERVIEW

## 1.1 Features

- O Minimum instruction execution time can be changed from high speed (0.025 μs: @ 40 MHz operation with high-speed on-chip oscillator clock or PLL clock) to ultra low-speed (66.6 μs: @ 15 kHz operation with low-speed on-chip oscillator clock)
- O General-purpose register: 8 bits  $\times$  32 registers (8 bits  $\times$  8 registers  $\times$  4 banks)
- O ROM: 128 KB / 256 KB
- O RAM: 12 KB / 24 KB
- O Data flash memory: 8 KB / 16 KB
- O High-speed on-chip oscillator clock


Selectable from 40 MHz (Typ.), 32 MHz (Typ.), 20 MHz (Typ.), 16 MHz (Typ.), 8 MHz (Typ.), 4 MHz (Typ.), and 2 MHz (Typ.) (Selectable from 80 MHz (Typ.) and 64 MHz (Typ.) when using Timer RDe and RS-CANFD lite <sup>Note 1</sup>)

- O Low-speed on-chip oscillator clock: 15 kHz  $\times$  2 ch (one for WWDT and one for CPU and peripherals other than WWDT)
- O On-chip PLL
- O On-chip single-power-supply flash memory
- (with prohibition of block erase/writing function)
- O Self-programming

(with boot swap function/flash shield window function)

- O On-chip debug function
- O On-chip power-on-reset (POR) circuit and voltage detector (LVD)
- O On-chip watchdog timer (operable with the dedicated low-speed on-chip oscillator clock)
- O Multiply/divide/multiply & accumulate instructions are supported
  - 16 bits  $\times$  16 bits = 32 bits (Unsigned or signed)
- 32 bits ÷ 32 bits = 32 bits (Unsigned)
- 16 bits  $\times$  16 bits + 32 bits = 32 bits (Unsigned or signed)
- O On-chip BCD adjustment
- O I/O ports: 28 to 92 (including one input-only pin)
- O Timer
  - 16-bit timer array unit: 12 channels / 16 channels
  - 16-bit timer RDe: 2 channels (with PWMOPA and Dithering / Gate function)
  - 16-bit timer RJ: 1 channel
  - Watchdog timer: 1 channel
  - Real-time clock: 1 channel
- O 12-bit resolution A/D converter: 10 to 31 channels

- O Application accelerator unit
- O Serial interface
- CSI
- UART/UART (LIN-bus supported)
- LIN module (master/slave supported)
- I<sup>2</sup>C/simplified I<sup>2</sup>C
- CAN interface (RS-CANFD lite) Note 2
- O DTC (Max. 44 sources)
- O ELC (Max. 26 channels for event link source, Max. 10 channels for event link destination) Note 2
- O 8-bit D/A converter Note 2
- O On-chip comparator: 1 unit (input pin: 4 channels) Note 2
- O On-chip key interrupt function
- O On-chip clock output/buzzer output controller
- O Functional safety (CRC calculation, Clock monitor, AD test, etc.)
- O ASIL level: ASIL-B
- Security functions (Secure boot, Crypto engine (AES-128, 192, 256), Random Number Generator (TRNG))
- O Power supply voltage: VDD = 2.7 to 5.5 V
- O Operating ambient temperature:
  - $TA = -40^{\circ}C$  to  $105^{\circ}C$  (Grade-3)
  - $TA = -40^{\circ}C$  to 125°C (Grade-4)
  - $TA = -40^{\circ}C$  to 150°C (Grade-5)



RL78/F23, F24 Block Diagram (Outline)

- Notes 1. f<sub>IH</sub> cannot be used as a RS-CANFD lite communication clock.
  2. Only available in the RL78/F24.
  - 3. FOC: Field Oriented Control (BLDC motor vector control method)

## Applications

General automotive electrical applications (motor control, door control, headlight control, etc.), motorcycle engine control.



## 1.2 Product Lineup

Operating	Package	Pin	RL78/F23	RL78/F24
Temperature (TA)			Code Flash / Data Flash / RAM	Code Flash / Data Flash / RAM
			128KB / 8KB / 12KB	256KB / 16KB / 24KB
-40°C to 105°C	WQFN 32		R7F123FBG3ANP-C	R7F124FBJ3ANP-C
		48	R7F123FGG3AFB-C	R7F124FGJ3AFB-C
		64	R7F123FLG3AFB-C	R7F124FLJ3AFB-C
	LQFP		R7F123FMG3AFB-C	R7F124FMJ3AFB-C
		100	-	R7F124FPJ3AFB-C

## Table 1-1. RL78/F23, F24 Lineup (Grade-3)

## Table 1-2. RL78/F23, F24 Lineup (Grade-4)

Operating	Package	Pin	RL78/F23	RL78/F24
Temperature (TA)			Code Flash / Data Flash / RAM	Code Flash / Data Flash / RAM
			128KB / 8KB / 12KB	256KB / 16KB / 24KB
-40°C to 125°C	WQFN 32		R7F123FBG4ANP-C	R7F124FBJ4ANP-C
		48	R7F123FGG4AFB-C	R7F124FGJ4AFB-C
		64	R7F123FLG4AFB-C	R7F124FLJ4AFB-C
	LQFP	80	R7F123FMG4AFB-C	R7F124FMJ4AFB-C
		100	_	R7F124FPJ4AFB-C

## Table 1-3. RL78/F23, F24 Lineup (Grade-5) Note

Operating	Package	Pin	RL78/F23	RL78/F24
Temperature (TA)			Code Flash / Data Flash / RAM	Code Flash / Data Flash / RAM
			128KB / 8KB / 12KB	256KB / 16KB / 24KB
-40°C to 150°C	WQFN 32		R7F123FBG5ANP-C	R7F124FBJ5ANP-C
		48	R7F123FGG5AFB-C	R7F124FGJ5AFB-C
		64	R7F123FLG5AFB-C	R7F124FLJ5AFB-C
	LQFP		R7F123FMG5AFB-C	R7F124FMJ5AFB-C
		100	_	R7F124FPJ5AFB-C

**Note** To order grade-5 specification, please provide the order code and the application temperature mission profile for verification to Renesas Support.



## 1.3 Function Overview

## 1.3.1 RL78/F24 Functions List

## Table 1-4. RL78/F24 Functions List (1/2)

		Series Name	R7F124FPJ	R7F124FMJ	R7F124FLJ	R7F124FGJ	R7F124FBJ			
F	Function Items	Pin Count	100 pins	80 pins	64 pins	48 pins	32 pins			
Code flash					256 KB					
Data flash			16 KB							
RAM			24 KB							
Supply voltage ran					2.7 V to 5.5 V					
Maximum operatio					40 MHz					
System clock	Main system clock oscillator	Crystal / ceramic / square wave		2 to 20 M	1Hz (operating at 2.7 V	to 5.5 V)				
	High-speed on-chip oscillator	Normal high accuracy	40 MHz (typ.)							
	Low-speed on-chip oscillator	For low-speed operation			15 kHz (typ.) kHz <sup>Note 6</sup>					
	Subsystem clock	oscillator		32.768			None			
<u></u>	PLL				Yes					
Clock for peripherals	Low-speed on-chip oscillator	For peripherals other than WDT			15 kHz (typ.)					
penprioraio	on onp coomator	For WDT			15 kHz (typ.)					
POR	-	When power supply is rising			1.56 V (typ.)					
		When power supply is falling			1.55 V (typ.)					
LVD	VDD voltage	When power supply is rising		2.81 V (1	typ.) to 4.74 V (typ.) (in	6 steps)				
	detection	When power supply is falling		2.75 V (1	typ.) to 4.64 V (typ.) (in	6 steps)				
Functional safety	WWDT (window)	watchdog timer)			Yes					
Note 7	Flash memory fast CRC operation function		Yes							
	General purpose				Yes					
			Yes							
	-		Yes							
	RAM 2-bit error d		Yes							
		AM 1-bit error correction	Yes							
	function	AM 2-bit error detection	Yes							
	function	AW 2-bit error detection	fes							
		ccess detection function	Yes							
	Frequency detect	ion function	Yes							
	Clock monitor fur	iction	Yes							
	Stack pointer more	nitor function	Yes							
	A/D test function		Yes							
I/O ports	Input/Output	CMOS	86 ch	68 ch	52 ch	38 ch	25 ch			
	Output	CMOS			ch		None			
	Input	Shared with oscillator pins		4 ch	Note 6		2 ch			
		Input only	1ch							
Power supply	For internal circui	ts		1	VDD, VSS, REGC	1				
pins	For I/O ports		EVDD0, EVSS0 EVDD1, EVSS1	EVDDO	, EVsso	No	one			
	For analog circuit	s (AD, DA, COMP)	VDD, Vss (AVREFP, AVREFM for AD)							
Multiply/divide	Multiply			1	6 bits × 16 bits (signed	(k				
and multiply-					$6 \text{ bits} \times 16 \text{ bits}$ (unsigned)					
accumulate	Divide				bits ÷ 32 bits (unsigne	,				
functions	Multiply-accumula	ate			s × 16 bits + 32 bits (si					
	Arithmetic instructions (extended instruction set)		16 bits × 16 bits + 32 bits (unsigned) Yes							
Vectored	External		16 ch <sup>Notes 4, 5</sup>	16 ch Notes 4, 5	15 ch <sup>Notes 3, 5</sup>	14 ch Note 2	10 ch Note 1			
interrupt sources	Internal		53 ch Note 4	53 ch <sup>Note 4</sup>	53 ch Note 3	53 ch Note 2	53 ch <sup>Note 1</sup>			
Key return detection			8 ch 6 ch							
DTC			44 sources 43 sources							
Timer	TAU				16 bits (8 ch × 2)					
	RTC				1 ch					
	Timer RJ				16 bits × 1					
	Timer RDe			16 bits × 2 (with	PWMOPA and ditherin	ng / gate function)	16 bits × 2 (with PWMOPA and dithering / gate function)			

(**Notes** are listed on the next page.)



Functio	n Itoma	Series Name	R7F124FPJ	R7F124FMJ	R7F124FLJ	R7F124FGJ	R7F124FBJ		
Function Items		Pin Count	100 pins	80 pins	64 pins	48 pins	32 pins		
Serial I/F	CSI / simplified	I I <sup>2</sup> C / UART		4 ch / 4 ch / 2 ch					
		SPI			Yes				
Mult	Multimaster I <sup>2</sup>				1 ch				
	LIN/UART mod	dule (RLIN3)			2 ch				
	CAN interface	(RS-CANFD lite)			1 ch				
A/D converter	High speed		16 ch	16 ch	16 ch	13 ch	8 ch		
12 bit	Normal speed		15 ch	9 ch	8 ch	6 ch	2 ch		
Internal		1 ch (Internal reference voltage)							
D/A converter	8-bit			1 ch					
Comparator			1 unit (input 4 ch)						
ELC			Link source: 26 ch Link destination: 10 ch						
PCLBUZ			1 ch No				None		
Application accelera	ator unit		Yes						
Self-programming			Yes						
On-chip debug	Trace		Yes						
. 0	Hot plug-in		Yes						
Option byte		Yes							
Security functions	AESEA			ECB/CBC mode and CMAC (AES-128, 192, 256)					
	Random numb	er generator (TRNG)			Yes				

## Table 1-4. RL78/F24 Functions List (2/2)

**Notes 1.** The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM, INTP5 and INTCMP0.

- 2. The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM, INTP5 and INTCMP0, INTP6 and INTTM11H, INTP7 and INTTM13H, INTP8 and INTRTC, INTP9 and INTTM01H.
- **3.** The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM, INTP5 and INTCMP0, INTP6 and INTTM11H, INTP7 and INTTM13H, INTP8 and INTRTC, INTP9 and INTTM01H, INTP10 and INTTM03H.
- **4.** The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM, INTP5 and INTCMP0, INTP6 and INTTM11H, INTP7 and INTTM13H, INTP8 and INTRTC, INTP9 and INTTM01H, INTP10 and INTTM03H, INTP13 and INTCLM.
- **5.** Both sources in the following pairs are counted as a single source in this number: INTP11 and INTLIN0WUP, INTP12 and INTLIN1WUP.
- 6. Do not use the XT1 and XT2 pin functions in grade-5 products.
- 7. These functions are provided but they are not Safety Mechanism.
  - Illegal instruction execution detection function
  - SFR/RAM guard function
  - · I/O port output signal level detection function



## 1.3.2 RL78/F23 Functions List

## Table 1-5. RL78/F23 Functions List (1/2)

			Series Name	R7F123FMG	R7F123FLG	R7F123FGG	R7F123FBG		
F	unction Items		Pin Count	80 pins	64 pins	48 pins	32 pins		
Code flash				•• F•		B KB	p		
Data flash					8	KB			
RAM					12	KB			
Supply voltage range	Э				2.7 V t	o 5.5 V			
Maximum operation frequency					40	MHz			
System clock Main system clock oscillator		Crystal / ceramic / square wave			2 to 20 MHz (operat	ing at 2.7 V to 5.5 V)			
High-speed on-chip oscillator Low-speed on-chip oscillator	Normal high	accuracy		40 MH	z (typ.)				
	Low-speed on-chip oscillator	For low-spe	ed operation		15 kH	z (typ.)			
	Subsystem clock os	scillator			32.768 kHz <sup>Note 6</sup>		None		
	PLL				Y	es			
Clock for peripherals	Low-speed on-chip oscillator	For periphe WDT	rals other than		15 kH	z (typ.)			
		For WDT			15 kH	z (typ.)			
POR		When powe	r supply is rising		1.56 \	/ (typ.)			
		When powe	r supply is falling		1.55 \	/ (typ.)			
LVD	VDD voltage	When powe	er supply is rising		2.81 V (typ.) to 4.74	V (typ.) (in 6 steps)			
	detection	When powe	r supply is falling		2.75 V (typ.) to 4.64	V (typ.) (in 6 steps)			
Functional safety	WWDT (window wa	tchdog timer)	)		Y	es			
Note 7	Flash memory fast	CRC operation	on function		Y	es			
	General purpose CRC operation			Yes					
	Flash memory ECC function			Yes					
	RAM 1-bit error correction function				Y	es			
	RAM 2-bit error detection function				Y	es			
	Invalid memory access detection function				Y	es			
	Frequency detectio	requency detection function			Yes				
	Clock monitor funct	tor function		Yes					
	Stack pointer monit	or function		Yes					
	A/D test function			Yes					
I/O ports	Input/Output	CMOS		68 ch	52 ch	38 ch	25 ch		
	Output	CMOS			1 ch		None		
	Input	Shared with	oscillator pins		4ch Note 6		2 ch		
		Input only		1 ch					
Power supply pins	For internal circuits			VDD, Vss, REGC					
	For I/O ports			EVDD0, EVSS0 None					
	For analog circuits	circuits (AD)		VDD, VSS (AVREFP, AVREFM for AD)					
Multiply/divide and	Multiply				16 bits × 16	bits (signed)			
multiply-				16 bits × 16 bits (unsigned)					
accumulate	Divide			32 bits ÷ 32 bits (unsigned)					
functions	Multiply-accumulate	9	-	16 bits × 16 bits + 32 bits (signed)					
	Arithmetic instructions (outer ded instru		instruction set)	16 bits × 16 bits + 32 bits (unsigned) Yes					
Vectored interrupt	Arithmetic instructions (extended instruction set) External		inion denoti Sety	15 ch <sup>Note 4, 5</sup>	14 ch <sup>Note3, 5</sup>	12 ch Note 2	8 ch Note 1		
sources	Internal					38 ch Note 1			
Key return detection			8 ch 6 ch						
DTC			36 sources 35 sources						
Timer	TAU				16 bits (8	ch + 4 ch)			
	RTC				1	ch			
	Timer RJ				16 bi	ts × 1			
	Timer RDe			1	6 bits × 2 (with PWMOPA	and dithering / gate functior	n)		

(Notes are listed on the next page.)



<b>F</b>	Series Name		R7F123FMG	R7F123FLG	R7F123FGG	R7F123FBG	
Function Items		Pin Count	80 pins	64 pins	48 pins	32 pins	
Serial I/F	CSI/simplified I <sup>2</sup> C /UAR	F		4 ch / 4 ch / 2 ch		3 ch / 3 ch / 2 ch	
		SPI		Y	es		
	Multimaster I <sup>2</sup> C			1	ch		
	LIN/UART module (RLIN	13)		1	ch		
	CAN interface (RS-CAN	FD lite)		No	one		
A/D converter	High Speed		16 ch	16 ch	13 ch	8 ch	
12 bit	Normal Speed Internal		9 ch	8 ch	6 ch	2 ch	
			1 ch (Internal reference voltage)				
D/A converter	8-bit		None				
Comparator			None				
ELC			None				
PCLBUZ			1 ch None				
Application accelera	ator unit		Yes				
Self-programming			Yes				
On-chip debug	Trace		Yes				
Hot plug-in			Yes				
Option byte		Yes					
Security Functions	AESEA		ECB/CBC mode and CMAC (AES-128, 192, 256)				
	Random Number Gener	ator (TRNG)		Y	es		

## Table 1-5. RL78/F23 Functions List (2/2)


**Notes 1**. The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM.


- **2.** The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM, INTP6 and INTTM11H, INTP7 and INTTM13H, INTP8 and INTRTC, INTP9 and INTTM01H.
- **3.** The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM, INTP6 and INTTM11H, INTP7 and INTTM13H, INTP8 and INTRTC, INTP9 and INTTM01H, INTP10 and INTTM03H.
- 4. The following pairs of internal and external sources are each counted as a single source in this number: INTP4 and INTSPM, INTP6 and INTTM11H, INTP7 and INTTM13H, INTP8 and INTRTC, INTP9 and INTTM01H, INTP10 and INTTM03H, INTP13 and INTCLM.
- 5. INTP11 and INTLINOWUP are counted as a single source because using them at the same time is not possible.
- 6. Do not use the XT1 and XT2 pin functions in grade-5 products.
- 7. These functions are provided but they are not Safety Mechanism.
  - $\boldsymbol{\cdot}$  Illegal instruction execution detection function
  - SFR/RAM guard function
  - $\cdot$  I/O port output signal level detection function



## 1.4 Block Diagram

## 1.4.1 RL78/F24: Block Diagram of R7F124FPJ 100-pin Products







## 1.4.2 RL78/F24: Block Diagram of R7F124FMJ 80-pin Products




Figure 1-2. Block Diagram of RL78/F24 80-pin Product



## 1.4.3 RL78/F24: Block Diagram of R7F124FLJ 64-pin Products




Figure 1-3. Block Diagram of RL78/F24 64-pin Product



## 1.4.4 RL78/F24: Block Diagram of R7F124FGJ 48-pin Products




Figure 1-4. Block Diagram of RL78/F24 48-pin Product



## 1.4.5 RL78/F24: Block Diagram of R7F124FBJ 32-pin Products




Figure 1-5. Block Diagram of RL78/F24 32-pin Product



## 1.4.6 RL78/F23: Block Diagram of R7F123FMG 80-pin Products




Figure 1-6. Block Diagram of RL78/F23 80-pin Product



## 1.4.7 RL78/F23: Block Diagram of R7F123FLG 64-pin Products




Figure 1-7. Block Diagram of RL78/F23 64-pin Product



## 1.4.8 RL78/F23: Block Diagram of R7F123FGG 48-pin Products




Figure 1-8. Block Diagram of RL78/F23 48-pin Product



## 1.4.9 RL78/F23: Block Diagram of R7F123FBG 32-pin Products





Figure 1-9. Block Diagram of RL78/F23 32-pin Product



## 1.5 Pin Configurations

## 1.5.1 RL78/F24 Pin Configuration for 100-pin Products


• RL78/F24: 100-pin Plastic QFP (Fine Pitch) (14 × 14)





## 1.5.2 RL78/F24 Pin Configuration for 80-pin Products

• RL78/F24: 80-pin Plastic QFP (Fine Pitch) (12 x 12)








## 1.5.3 RL78/F23 Pin Configuration for 80-pin Products

• RL78/F23: 80-pin Plastic QFP (Fine Pitch) (12 x 12)








## 1.5.4 RL78/F24 Pin Configuration for 64-pin Products

• RL78/F24: 64-pin Plastic QFP (Fine Pitch) (10 x 10)








## 1.5.5 RL78/F23 Pin Configuration for 64-pin Products

• RL78/F23: 64-pin Plastic QFP (Fine Pitch) (10 x 10)



#### Figure 1-14. RL78/F23 Pin Configuration for 64-pin Products



## 1.5.6 RL78/F24 Pin Configuration for 48-pin Products

• RL78/F24: 48-pin Plastic QFP




Figure 1-15. RL78/F24 Pin Configuration for 48-pin Products

registers (PIORx).



## 1.5.7 RL78/F23 Pin Configuration for 48-pin Products

• RL78/F23: 48-pin Plastic QFP





Figure 1-16. RL78/F23 Pin Configuration for 48-pin Products

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection registers (PIORx).



## 1.5.8 RL78/F24 Pin Configuration for 32-pin Products

• RL78/F24: 32-pin Plastic QFN




#### Figure 1-17. RL78/F24 Pin Configuration for 32-pin Products

**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection registers (PIORx).



## 1.5.9 RL78/F23 Pin Configuration for 32-pin Products

• RL78/F23: 32-pin Plastic QFN



#### Figure 1-18. RL78/F23 Pin Configuration for 32-pin Products

**Remark** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection registers (PIORx).



## 2. PIN FUNCTIONS

## 2.1 Pin Function List

Pin I/O buffer power supplies depend on the product. **Table 2-1** shows the relationship between these power supplies and the pins. EVpd indicates EVpd and EVpd.

### Table 2-1. Pin I/O Buffer Power Supplies

## (1) 32-pin, and 48-pin products

Power Supply	Corresponding Pins
Vdd	All pins

## (2) 64-pin products

Power Supply	Corresponding Pins		
EVDD0	• Port pins other than P33, P34, P80 to P87, P90 to P96, P121 to P124, and P137		
Vdd	• P33, P34, P80 to P87, P90 to P96, P121 to P124, and P137		
	Pins other than port pins		

## (3) 80-pin products

Power Supply	Corresponding Pins		
EV <sub>DD0</sub>	• Port pins other than P33, P34, P80 to P87, P90 to P97, P121 to P124, and P137		
Vdd	• P33, P34, P80 to P87, P90 to P97, P121 to P124, and P137		
	Pins other than port pins		

## (4) 100-pin products

Power Supply	Corresponding Pins		
EVDD0, EVDD1	• Port pins other than P33, P34, P80 to P87, P90 to P97, P100 to P105, P121 to P124, and P137		
Vdd	<ul><li>P33, P34, P80 to P87, P90 to P97, P100 to P105, P121 to P124, and P137</li><li>Pins other than port pins</li></ul>		

This subchapter describes the 100-pin products of RL78/F24 and the 80-pin products of RL78/F23 as examples.



## 2.1.1 RL78/F24 100-pin Products

(	1	/2)
		12)

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0	Input port	(TI05)/(TO05)/INTP9
P01		Use of an on-chip pull-up resistor can be specified by a software setting.		(TI04)/(TO04)
P02				(TI06)/(TO06)
P03				(RTC1HZ)
P10	I/O	Port 1 Input of P10, P11, P13, P14, P16, and P17 can be set to TTL input	Input port	TI13/TO13/TRJO0/SCK10/SCL10/ LTXD1/CTXD0
P11		buffer. Use of an on-chip pull-up resistor can be specified by a software setting.		TI12/TO12/(TRDIOB0)/SI10/ SDA10/RXD1/LRXD1/CRXD0
P12		Output from P10 to P17 can be set to N-ch open-drain output. For input to P10, P11, P13, P14, P16, and P17, the threshold level can	to P17 can be set to N-ch open-drain output.	
P13		be specified.		TI04/TO04/TRDIOA0/TRDCLK0/ SI01/SDA01/LTXD0
P14				TI06/TO06/TRDIOC0/SCK01/ SCL01/LRXD0
P15				TI05/TO05/TRDIOA1/(TRDIOA0)/ (TRDCLK0)/SO00/TXD0/ TOOLTXD/RTC1HZ
P16				TI02/TO02/TRDIOC1/SI00/ SDA00/RXD0/TOOLRXD
P17				TI00/TO00/TRDIOB1/SCK00/ SCL00/INTP3
P30	I/O	Port 3 Input of P30 can be set to TTL input buffer.	Input port	TI01/TO01/TRDIOD1/SSI00/ INTP2/SNZOUT0
P31		P33 and P34 can be set to analog input.		TI14/TO14/STOPST/(INTP2)
P32		Output from P32 can be set to N-ch open-drain output.		TI16/TO16/(SO11)/INTP7
P33		For input to P30 to P32, use of an on-chip pull-up resistor can be specified by a software setting.	Analog input	AVREFP/ANI6
P34		For input to P30, the threshold level can be specified.	port	AVREFM/ANI7
P40	I/O	Port 4	Input port	TOOL0
P41		Use of an on-chip pull-up resistor can be specified by a software setting. For input to P41 and P43, the threshold level can be specified.		TI10/TO10/TRJI00/TRD0RES/ (SI10)/(RXD1)/VCOUT0/SNZOUT2
P42				(LTXD0)
P43				(LRXD0)
P44				(TI07)/(TO07)
P45				(TI10)/(TO10)
P46				(TI12)/(TO12)
P47				INTP13
P50	I/O	Port 5	Input port	(SSI01)/(INTP3)
P51		Input of P54 can be set to TTL input buffer.		(SO01)/INTP11
P52		Use of an on-chip pull-up resistor can be specified by a software setting.		(SCK01)/(STOPST)
P53		For input to P50 and P52 to P54, the threshold level can be specified.		(SI01)/INTP10
P54				(TI11)/(TO11)/SSI10
P55				(TI13)/(TO13)
P56				(TI15)/(TO15)/(SNZOUT1)
P57				(TI17)/(TO17)/(SNZOUT0)
P60	I/O	Port 6	Input port	(TO01)/(SCK00)/(SCL00)
P61		Input of P62 and P63 can be set to TTL input buffer.		(TO02)/(SI00)/(SDA00)/(RXD0)
P62		Use of an on-chip pull-up resistor can be specified by a software setting.		(TO03)/(SO00)/(TXD0)/SCLA0
P63		Output from P60 to P63 can be set to N-ch open-drain output.		(TO07)/(SSI00)/SDAA0
P64		For input to P60 to P63, the threshold level can be specified.		(TI14)/(TO14)/(SNZOUT3)
P64 P65				(TI16)/(TO16)/(SNZOUT2)
				(TI00)/(TO00) (TI00)/(TO00)
P66				



Function Name	I/O	Function	After Reset	Alternate Function
P70	I/O	Port 7 Input of P70, P71, and P73 can be set to TTL input buffer.	Analog input port	ANI26/KR0/TI15/TO15/INTP8/ SI11/SDA11/SNZOUT4
P71		P70 to P74 can be set to analog input. Use of an on-chip pull-up resistor can be specified by a software setting.		ANI27/KR1/TI17/TO17/INTP6/ SCK11/SCL11/SNZOUT5
P72		Output from P70 to P72 can be set to N-ch open-drain output. For input to P70, P71, P73, and P75 to P77, the threshold level can be		ANI28/KR2/(CTXD0)/SO11/ SNZOUT6
P73	-	specified.		ANI29/KR3/(CRXD0)/SSI11/ SNZOUT7
P74				ANI30/KR4/(SO10)/(TXD1)
P75			Input port	KR5/(SI10)/(RXD1)
P76			mparport	KR6/(SCK10)
P77				KR7/(SSI10)/INTP12
	I/O	Port 8	Analog input	ANIO/ANO0
P80	0	P80 to P87 can be set to analog input.	port	ANII
P81	-		pon	
P82				ANI2/IVCMP00
P83	-			ANI3/IVCMP01
P84	-			ANI4/IVCMP02
P85				ANI5/IVCMP03/IVREF0
P86				ANI8
P87				ANI9
P90	I/O	Port 9	Analog input	ANI10
P91		P90 to P97 can be set to analog input.	port	ANI11
P92				ANI12
P93				ANI13
P94				ANI14
P95				ANI15
P96				ANI16
P97				ANI17
P100	I/O	Port 10	Analog input	ANI18
P101		P100 to P105 can be set to analog input.	port	ANI19
P102		For P106 and P107, use of an on-chip pull-up resistor can be specified by a		ANI20
P103		software setting.		ANI21
P104		For input to P107, the threshold level can be specified.		ANI22
	-			ANI23
P105			Input port	(LTXD1)
P106	-		Input port	(LRXD1)
P107 P120	I/O	Port 12	Analog input	ANI25/TI07/TO07/TRDIOD0/
		Input of P125 can be set to TTL input buffer.	port	SO01/(SCK10)/(LTXD1)/INTP4
P121	Input	P120 and P125 can be set to analog input. For P120 and P125 to P127, use of an on-chip pull-up resistor can be	Input port	X1
P122		specified by a software setting.		X2/EXCLK
P123		Output from P120 can be set to N-ch open-drain output.		XT1
P124		For input to P120 and P125, the threshold level can be specified.		XT2/EXCLKS
P125	I/O		Analog input	ANI24/TI03/TO03/TRDIOB0/
			port	SSI01/(LRXD1)/INTP1/SNZOUT1
P126			Input port	(TI01)/(TO01)
P127				(TI03)/(TO03)
P130	Output	Port 13	Output port	RESOUT
P137	Input		Input port	INTP0
P140	I/O	Port 14 Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	TRD1RES/PCLBUZ0
P150	I/O	Port 15	Input port	(SSI11)
P151	1	Use of an on-chip pull-up resistor can be specified by a software setting.		(SO11)
P152	1	For input to P150, P152, and P153, the threshold level can be specified.		(SI11)
	1			(SCK11)
			1	(00.00)
P153				(SNZOLITZ)
P153 P154	-			(SNZOUT7)
P153 P154 P155 P156				(SNZOUT7) (SNZOUT6) (SNZOUT5)

**Remark** Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection registers (PIORx).



### 2.1.2 RL78/F23 80-pin Products

(1/2)

Function Name	I/O	Function	After Reset	Alternate Function
P00	I/O	Port 0	Input port	(TI05)/(TO05)/INTP9
P01		Use of an on-chip pull-up resistor can be specified by a software setting.		(TI04)/(TO04)
P02				(TI06)/(TO06)
P10	I/O	Port 1	Input port	TI13/TO13/TRJO0/SCK10/SCL10
P11		Input of P10, P11, P13, P14, P16, and P17 can be set to TTL input buffer. Use of an on-chip pull-up resistor can be specified by a software setting.		TI12/TO12/(TRDIOB0)/SI10/ SDA10/RXD1
P12		Output from P10 to P17 can be set to N-ch open-drain output. For input to P10, P11, P13, P14, P16, and P17, the threshold level can be		TI11/TO11/(TRDIOD0)/INTP5/ SO10/TXD1/SNZOUT3
P13		specified.		TI04/TO04/TRDIOA0/TRDCLK0/ SI01/SDA01/LTXD0
P14				TI06/TO06/TRDIOC0/SCK01/ SCL01/LRXD0
P15				TI05/T005/TRDIOA1/(TRDIOA0)/ (TRDCLK0)/SO00/TXD0/ TOOLTXD/RTC1HZ
P16				TI02/TO02/TRDIOC1/SI00/ SDA00/RXD0/TOOLRXD
P17				TI00/TO00/TRDIOB1/SCK00/ SCL00/INTP3
P30	I/O	Port 3 Input of P30 can be set to TTL input buffer.	Input port	TI01/TO01/TRDIOD1/SSI00/ INTP2/SNZOUT0
P31		P33 and P34 can be set to analog input.		STOPST/(INTP2)
P32		Output from P32 can be set to N-ch open-drain output.		(SO11)/INTP7
P33		For input to P30 to P32, use of an on-chip pull-up resistor can be specified	Analog input	AVREFP/ANI6
P34		by a software setting. For input to P30, the threshold level can be specified.	port	AVREFM/ANI7
P40	I/O	Port 4	Input port	TOOL0
P41		Use of an on-chip pull-up resistor can be specified by a software setting. For input to P41 and P43, the threshold level can be specified.		TI10/TO10/TRJIO0/TRD0RES/ (SI10)/(RXD1)/SNZOUT2
P42				(LTXD0)
P43				(LRXD0)
P44				(TI07)/(TO07)
P45				(TI10)/(TO10)
P46				(TI12)/(TO12)
P47				INTP13
P50	I/O	Port 5	Input port	(SSI01)/(INTP3)
P51	1	Use of an on-chip pull-up resistor can be specified by a software setting.		(SO01)/INTP11
P52	1	For input to P50 and P52 to P54, the threshold level can be specified.		(SCK01)/(STOPST)
P53	1	Input of P54 can be set to TTL input buffer.		(SI01)/INTP10
P54				(TI11)/(TO11)/SSI10
P55				(TI13)/(TO13)
P56				(SNZOUT1)
P57				(SNZOUT0)
P60	I/O	Port 6	Input port	(TO01)/(SCK00)/(SCL00)
P61		Input of P62 and P63 can be set to TTL input buffer.		(TO02)/(SI00)/(SDA00)/(RXD0)
P62		Use of an on-chip pull-up resistor can be specified by a software setting.		(TO03)/(SO00)/(TXD0)/SCLA0
P63		Output from P60 to P63 can be set to N-ch open-drain output. For input to P60 to P63, the threshold level can be specified.		(TO07)/(SSI00)/SDAA0
P64				(SNZOUT3)
P65				(SNZOUT2)
P66				(TI00)/(TO00)
P67				(TI02)/(TO02)



Function Name	I/O	Function	After Reset	Alternate Function
P70	I/O	Port 7 Input of P70, P71, and P73 can be set to TTL input buffer.	Analog input port	ANI26/KR0/INTP8/SI11/SDA11/ SNZOUT4
P71		P70 to P74 can be set to analog input. Use of an on-chip pull-up resistor can be specified by a software setting.		ANI27/KR1/INTP6/SCK11/SCL11/ SNZOUT5
P72		Output from P70 to P72 can be set to N-ch open-drain output.		ANI28/KR2/SO11/SNZOUT6
P73		For input to P70, P71, P73, and P75 to P77, the threshold level can be		ANI29/KR3/SSI11/SNZOUT7
P74		specified.		ANI30/KR4/(SO10)/(TXD1)
P75			Input port	KR5/(SI10)/(RXD1)
P76				KR6/(SCK10)
P77				KR7/(SSI10)/INTP12
P80	I/O	Port 8	Analog input	ANIO
P81		P80 to P87 can be set to analog input.	port	ANI1
P82				ANI2
P83				ANI3
P84				ANI4
P85				ANI5
P86				ANI8
P87				ANI9
P90	I/O	Port 9	Analog input	ANI10
P91		P90 to P97 can be set to analog input.	port	ANI11
P92				ANI12
P93				ANI13
P94				ANI14
P95				ANI15
P96				ANI16
P97				ANI17
P120	I/O	Port 12	Analog input	ANI25/TI07/TO07/TRDIOD0/
		Input of P125 can be set to TTL input buffer.	port	SO01/(SCK10)/INTP4
P121	Input	P120 and P125 can be set to analog input.	Input port	X1
P122		For P120, P125, and P126, use of an on-chip pull-up resistor can be		X2/EXCLK
P123		specified by a software setting. Output from P120 can be set to N-ch open-drain output.		XT1
P124		For input to P120 and P125, the threshold level can be specified.		XT2/EXCLKS
P125	I/O		Analog input port	ANI24/TI03/TO03/TRDIOB0/ SSI01/INTP1/SNZOUT1
P126	1		Input port	(TI01)/(TO01)
P130	Output	Port 13	Output port	RESOUT
P137	Input	1	Input port	INTPO
P140	I/O	Port 14 Use of an on-chip pull-up resistor can be specified by a software setting.	Input port	TRD1RES/PCLBUZ0

**Remark** Functions in parentheses in the above table can be assigned via settings in the peripheral I/O redirection registers (PIORx).



## 2.1.3 Pins for Each Product (pins other than port pins)

This subchapter shows the pins other than the ports shown in **Table 2-2** and **Table 2-3** for each product. " $\sqrt{}$ " indicates the pin that is provided in the product and "—" indicates the pin that is not provided.

Pin	1/0	Function			Pin Count	t	
Function	I/O	Function	100-pin	80-pin	64-pin	48-pin	32-pin
ANI0	Input	A/D converter analog input (high-speed)	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
ANI1	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
ANI2	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
ANI3	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
ANI4	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
ANI5	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
ANI6	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
ANI7	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
ANI8	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
ANI9	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
ANI10	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_
ANI11	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_
ANI12	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_
ANI13	Input		$\checkmark$	$\checkmark$	$\checkmark$		_
ANI14	Input		$\checkmark$	$\checkmark$	$\checkmark$		—
ANI15	Input		$\checkmark$	$\checkmark$	$\checkmark$		_
ANI16	Input	A/D converter analog input (normal-speed)	$\checkmark$	$\checkmark$			
ANI17	Input		$\checkmark$	$\checkmark$			—
ANI18	Input		$\checkmark$				—
ANI19	Input		$\checkmark$				—
ANI20	Input		$\checkmark$				_
ANI21	Input		$\checkmark$				_
ANI22	Input		$\checkmark$				
ANI23	Input		$\checkmark$				
ANI24	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
ANI25	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
ANI26	Input		$\checkmark$	$\checkmark$	$\checkmark$		
ANI27	Input		$\checkmark$	$\checkmark$	$\checkmark$		
ANI28	Input		$\checkmark$	$\checkmark$	$\checkmark$		
ANI29	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
ANI30	Input		$\checkmark$	$\checkmark$	$\checkmark$	_	
IVCMP00	Input	Comparator analog voltage input	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
IVCMP01	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
IVCMP02	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
IVCMP03	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
IVREF0	Input	Comparator reference voltage input	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$

## Table 2-2. List of RL78/F24 Pins Other than Port Pins (1/5)



Pin	I/O	Function	Pin Co		Pin Count	ount		
Function	1/0	Function	100-pin	80-pin	64-pin	48-pin	32-pin	
KR0	Input	Key interrupt input	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
KR1	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
KR2	Input			$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
KR3	Input			$\checkmark$	$\checkmark$	$\checkmark$		
KR4	Input			$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
KR5	Input			$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
KR6	Input			$\checkmark$	$\checkmark$	$\checkmark$	_	
KR7	Input			$\checkmark$	$\checkmark$	$\checkmark$		
ANO0	Output	D/A converter output		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
VCOUT0	Output	Comparator output		$\checkmark$	$\checkmark$	$\checkmark$		
TI00	Input	16-bit timer 00 input		$\checkmark$	$\checkmark$	$\checkmark$		
TI01	Input	16-bit timer 01 input (8-bit mode available)		$\checkmark$	$\checkmark$	$\checkmark$		
TI02	Input	16-bit timer 02 input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
TI03	Input	16-bit timer 03 input (8-bit mode available)		$\checkmark$				
TI04	Input	16-bit timer 04 input		$\checkmark$	$\checkmark$		$\checkmark$	
TI05	Input	16-bit timer 05 input		$\checkmark$	$\checkmark$	$\checkmark$		
TI06	Input	16-bit timer 06 input		$\checkmark$	$\checkmark$	$\checkmark$		
TI07	Input	16-bit timer 07 input		$\checkmark$	$\checkmark$	$\checkmark$		
TI10	Input	16-bit timer 10 input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
TI11	Input	16-bit timer 11 input (8-bit mode available)		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
TI12	Input	16-bit timer 12 input		$\checkmark$	$\checkmark$	$\checkmark$		
TI13	Input	16-bit timer 13 input (8-bit mode available)		$\checkmark$	$\checkmark$	$\checkmark$		
TI14	Input	16-bit timer 14 input		$\checkmark$	$\checkmark$	$\checkmark$	_	
TI15	Input	16-bit timer 15 input		$\checkmark$	$\checkmark$	$\checkmark$		
TI16	Input	16-bit timer 16 input		$\checkmark$	$\checkmark$	$\checkmark$	_	
TI17	Input	16-bit timer 17 input		$\checkmark$	$\checkmark$	$\checkmark$		
TO00	Output	16-bit timer 00 output		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
TO01	Output	16-bit timer 01 output (8-bit mode available)		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
TO02	Output	16-bit timer 02 output		$\checkmark$	$\checkmark$	$\checkmark$		
TO03	Output	16-bit timer 03 output (8-bit mode available)		$\checkmark$	$\checkmark$	$\checkmark$		
TO04	Output	16-bit timer 04 output		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
TO05	Output	16-bit timer 05 output						
TO06	Output	16-bit timer 06 output						
TO07	Output	16-bit timer 07 output			$\checkmark$	$\checkmark$		
TO10	Output	16-bit timer 10 output						
TO11	Output	16-bit timer 11 output (8-bit mode available)			$\checkmark$			
TO12	Output	16-bit timer 12 output	√	√	1			
TO13	Output	16-bit timer 13 output (8-bit mode available)	√	1	1	1		
TO14	Output	16-bit timer 14 output	√	√	√	√	_	
TO15	Output	16-bit timer 15 output	√	√	√	√		
TO16	Output	16-bit timer 16 output	√	√	√	√	_	
TO17	Output	16-bit timer 17 output	√	V	√	√	<u> </u>	

## Table 2-2. List of RL78/F24 Pins Other than Port Pins (2/5)

Pin		_			Pin Count	t			
Function	I/O	Function	100-pin	80-pin	64-pin	48-pin	32-pin		
TRJIO0	I/O	Timer RJ input/output	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
TRJO0	Output	Timer RJ output	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
TRDCLK0	Input	Timer RDe external clock input	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
TRDIOA0	I/O	Timer RDe0 input/output	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
TRDIOB0	I/O		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
TRDIOC0	I/O		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
TRDIOD0	I/O		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
TRDIOA1	I/O	Timer RDe1 input/output	$\checkmark$	$\checkmark$					
TRDIOB1	I/O		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
TRDIOC1	I/O		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
TRDIOD1	I/O		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
TRDORES	Input	Timer RDe0 external timer counter clear trigger input	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
TRD1RES	Input	Timer RDe1 external timer counter clear trigger input	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
RXD0	Input	Serial data input to UART0	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
RXD1	Input	Serial data input to UART1	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
TXD0	Output	Serial data output from UART0	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
TXD1	Output	Serial data output from UART1	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
SCLA0	I/O	Clock input/output for IICA0	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
SCL00	Output	Clock output from simplified I <sup>2</sup> C	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
SCL01	Output		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
SCL10	Output		$\checkmark$						
SCL11	Output		$\checkmark$				_		
SDAA0	I/O	Serial data input/output for IICA0	$\checkmark$						
SDA00	I/O	Serial data input/output for simplified I <sup>2</sup> C	$\checkmark$						
SDA01	I/O		$\checkmark$	$\checkmark$	$\checkmark$				
SDA10	I/O		$\checkmark$	$\checkmark$	$\checkmark$				
SDA11	I/O		$\checkmark$	$\checkmark$	$\checkmark$				
SCK00	I/O	Clock input/output for CSI00	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
SCK01	I/O	Clock input/output for CSI01	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
SCK10	I/O	Clock input/output for CSI10	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
SCK11	I/O	Clock input/output for CSI11	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
SI00	Input	Serial data input to CSI00	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
SI01	Input	Serial data input to CSI01	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
SI10	Input	Serial data input to CSI10	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
SI11	Input	Serial data input to CSI11	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_		
SO00	Output	Serial data output from CSI00	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
SO01	Output	Serial data output from CSI01	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
SO10	Output	Serial data output from CSI10	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
SO11	Output	Serial data output from CSI11	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_		
SSI00	Input	Slave select input to CSI00 (SPI00)	$\checkmark$	$\checkmark$		$\checkmark$			
SSI01	Input	Slave select input to CSI01 (SPI01)	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
SSI10	Input	Slave select input to CSI10 (SPI10)	$\checkmark$	$\checkmark$					
SSI11	Input	Slave select input to CSI11 (SPI11)	√	$\checkmark$	$\checkmark$	$\checkmark$			

Table 2-2	List of PL 79/E24 Din	Othor than	Port Dine (2/5)
Table 2-2.	List of RL78/F24 Pins	s Other than	Port Pins (3/5)



Pin	1/0	<b>_</b>			Pin Count		
Function	I/O	Function	100-pin	80-pin	64-pin	48-pin	32-pin
CRXD0	Input	Serial data input to CAN	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
CTXD0	Output	Serial data output from CAN	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
LRXD0	Input	Serial data input to LIN	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
LRXD1	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
LTXD0	Output	Serial data output from LIN	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
LTXD1	Output		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
INTP0	Input	External interrupt input	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
INTP1	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
INTP2	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
INTP3	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
INTP4	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
INTP5	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
INTP6	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_
INTP7	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_
INTP8	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_
INTP9	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_
INTP10	Input		$\checkmark$	$\checkmark$	$\checkmark$		
INTP11	Input		$\checkmark$	$\checkmark$	$\checkmark$		
INTP12	Input		$\checkmark$	$\checkmark$	$\checkmark$		
INTP13	Input		$\checkmark$	$\checkmark$			_
PCLBUZ0	Output	Clock output/buzzer output 0	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
RESOUT	Output	Reset output	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_
STOPST	Output	STOP status output	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
SNZOUT0	Output	SNOOZE status output	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SNZOUT1	Output		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SNZOUT2	Output		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SNZOUT3	Output		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SNZOUT4	Output		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_
SNZOUT5	Output		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
SNZOUT6	Output		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	
SNZOUT7	Output		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	_
RTC1HZ	Output	Real-time clock correction clock (1 Hz) output	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$

Table 2-2. List of RL78/F24 Pins Other than Port Pins (4/5)
---



Pin	1/0	<b>—</b> (1)	Pin Count						
Function	I/O	Function	100-pin	80-pin	64-pin	48-pin	32-pin		
EXCLK	Input	External clock input for main system clock	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
EXCLKS	Input	External clock input for subsystem clock	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
X1		Resonator connection for main system clock	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
X2			$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
XT1 Note		Resonator connection for subsystem clock	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
XT2 Note			$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
RESET	Input	External reset input	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
REGC	—	Regulator output stabilization capacitance connection for internal operation. Connect to Vss via the capacitor (0.47 to 1 $\mu$ F).	$\checkmark$		$\checkmark$	V	$\checkmark$		
Vdd	—	Positive power supply for the P33, P34, P80 to P87, P90 to P97, P100 to P105, P121 to P124, P137, and RESET pins	$\checkmark$		$\checkmark$	$\checkmark$	V		
EVdd0		Positive power supply for the pins that are not connected to $V_DD$	$\checkmark$	$\checkmark$	$\checkmark$	—	_		
EV <sub>DD1</sub>			$\checkmark$						
AVREFP	Input	A/D converter reference voltage (+ side) input	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			
AVREFM	Input	A/D converter reference voltage (- side) input	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
Vss	—	Ground potential for the P33, P34, P80 to P87, P90 to P97, P100 to P105, P121 to P124, P137, and RESET pins	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		
EVsso		Ground potential for the pins that are not connected to Vss	$\checkmark$	$\checkmark$	$\checkmark$				
EVss1			$\checkmark$	_	_	_			
TOOLRXD	Input	UART reception pin for the external device connection used during flash memory programming	$\checkmark$		V	$\checkmark$	V		
TOOLTXD	Output	UART transmission pin for the external device connection used during flash memory programming	$\checkmark$		$\checkmark$	$\checkmark$	V		
TOOL0	I/O	Data input/output for flash memory programmer/debugger	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$			

Table 2-2. List of RL78/F24 Pins Other than Port Pins (5/5
--

**Note** Do not use the XT1 and XT2 pin functions in grade-5 products.



Pin	I/O	Function	Pin Count			
Function			80-pin	64-pin	48-pin	32-pin
ANI0	Input	A/D converter analog input (high-speed)	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
ANI1	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
ANI2	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
ANI3	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
ANI4	Input		$\checkmark$	$\checkmark$	$\checkmark$	
ANI5	Input		$\checkmark$	$\checkmark$	$\checkmark$	
ANI6	Input		$\checkmark$	$\checkmark$	$\checkmark$	
ANI7	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
ANI8	Input		$\checkmark$	$\checkmark$	$\checkmark$	_
ANI9	Input		$\checkmark$	$\checkmark$	$\checkmark$	
ANI10	Input		$\checkmark$	$\checkmark$	$\checkmark$	
ANI11	Input		$\checkmark$	$\checkmark$	$\checkmark$	
ANI12	Input		$\checkmark$	$\checkmark$	$\checkmark$	
ANI13	Input		$\checkmark$	$\checkmark$	_	
ANI14	Input		$\checkmark$	$\checkmark$	_	
ANI15	Input		$\checkmark$	$\checkmark$	_	_
ANI16	Input	A/D converter analog input (normal-speed)	$\checkmark$	$\checkmark$	_	_
ANI17	Input		$\checkmark$	_	_	_
ANI24	Input		$\checkmark$	$\checkmark$	$\checkmark$	
ANI25	Input		$\checkmark$	$\checkmark$	$\checkmark$	
ANI26	Input		$\checkmark$	$\checkmark$	$\checkmark$	
ANI27	Input		$\checkmark$	$\checkmark$	$\checkmark$	
ANI28	Input		$\checkmark$	$\checkmark$	$\checkmark$	
ANI29	Input		$\checkmark$	$\checkmark$	$\checkmark$	
ANI30	Input		$\checkmark$	$\checkmark$	—	_
KR0	Input	Key interrupt input	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
KR1	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
KR2	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
KR3	Input		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
KR4	Input		$\checkmark$	$\checkmark$	$\checkmark$	
KR5	Input		$\checkmark$	$\checkmark$	$\checkmark$	
KR6	Input		$\checkmark$	$\checkmark$	$\checkmark$	
KR7	Input		$\checkmark$	$\checkmark$	$\checkmark$	

Table 2-3. List of RL78/F23 Pins Other than Port Pins (1/5)
---



Pin	I/O	Function	Pin Count			
Function			80-pin	64-pin	48-pin	32-pin
TI00	Input	16-bit timer 00 input	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
TI01	Input	16-bit timer 01 input (8-bit mode available)	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
TI02	Input	16-bit timer 02 input	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
TI03	Input	16-bit timer 03 input (8-bit mode available)	$\checkmark$		$\checkmark$	$\checkmark$
TI04	Input	16-bit timer 04 input	$\checkmark$		$\checkmark$	$\checkmark$
TI05	Input	16-bit timer 05 input	$\checkmark$		$\checkmark$	$\checkmark$
TI06	Input	16-bit timer 06 input	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
TI07	Input	16-bit timer 07 input	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
TI10	Input	16-bit timer 10 input	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
TI11	Input	16-bit timer 11 input (8-bit mode available)	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
TI12	Input	16-bit timer 12 input	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
TI13	Input	16-bit timer 13 input (8-bit mode available)	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
TO00	Output	16-bit timer 00 output	$\checkmark$		$\checkmark$	
TO01	Output	16-bit timer 01 output (8-bit mode available)	$\checkmark$		$\checkmark$	
TO02	Output	16-bit timer 02 output	$\checkmark$		$\checkmark$	
TO03	Output	16-bit timer 03 output (8-bit mode available)	$\checkmark$		$\checkmark$	$\checkmark$
TO04	Output	16-bit timer 04 output	$\checkmark$		$\checkmark$	$\checkmark$
TO05	Output	16-bit timer 05 output	$\checkmark$		$\checkmark$	$\checkmark$
TO06	Output	16-bit timer 06 output	$\checkmark$	$\checkmark$	$\checkmark$	
TO07	Output	16-bit timer 07 output	$\checkmark$	$\checkmark$	$\checkmark$	
TO10	Output	16-bit timer 10 output	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
TO11	Output	16-bit timer 11 output (8-bit mode available)	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
TO12	Output	16-bit timer 12 output	$\checkmark$		$\checkmark$	$\checkmark$
TO13	Output	16-bit timer 13 output (8-bit mode available)	$\checkmark$	$\checkmark$	$\checkmark$	
TRJIO0	I/O	Timer RJ input/output	$\checkmark$		$\checkmark$	$\checkmark$
TRJO0	Output	Timer RJ output	$\checkmark$		$\checkmark$	$\checkmark$
TRDCLK0	Input	Timer RDe external clock input	$\checkmark$		$\checkmark$	$\checkmark$
TRDIOA0	I/O	Timer RDe0 input/output			$\checkmark$	$\checkmark$
TRDIOB0	I/O				$\checkmark$	$\checkmark$
TRDIOC0	I/O				$\checkmark$	$\checkmark$
TRDIOD0	I/O				$\checkmark$	$\checkmark$
TRDIOA1	I/O	Timer RDe1 input/output		$\checkmark$	$\checkmark$	$\checkmark$
TRDIOB1	I/O				$\checkmark$	$\checkmark$
TRDIOC1	I/O				$\checkmark$	$\checkmark$
TRDIOD1	I/O				$\checkmark$	$\checkmark$
TRDORES	Input	Timer RDe0 external timer counter clear trigger input			$\checkmark$	$\checkmark$
TRD1RES	Input	Timer RDe1 external timer counter clear trigger input	$\checkmark$	$\checkmark$	$\checkmark$	_

Table 2-3.	List of RL78/F23	Pins Other th	an Port Pins (2/5)
			x



Pin	I/O	Function		Pin C	Count	
Function			80-pin	64-pin	48-pin	32-pin
RXD0	Input	Serial data input to UART0	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
RXD1	Input	Serial data input to UART1	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
TXD0	Output	Serial data output from UART0	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
TXD1	Output	Serial data output from UART1	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SCLA0	I/O	Clock input/output for IICA0	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SCL00	Output	Clock output from simplified I <sup>2</sup> C	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SCL01	Output		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SCL10	Output		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SCL11	Output		$\checkmark$	$\checkmark$	$\checkmark$	_
SDAA0	I/O	Serial data input/output for IICA0	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SDA00	I/O	Serial data input/output for simplified I <sup>2</sup> C	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SDA01	I/O		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SDA10	I/O		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SDA11	I/O		$\checkmark$	$\checkmark$	$\checkmark$	_
SCK00	I/O	Clock input/output for CSI00	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SCK01	I/O	Clock input/output for CSI01	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SCK10	I/O	Clock input/output for CSI10	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SCK11	I/O	Clock input/output for CSI11	$\checkmark$	$\checkmark$	$\checkmark$	
S100	Input	Serial data input to CSI00	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SI01	Input	Serial data input to CSI01	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SI10	Input	Serial data input to CSI10	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SI11	Input	Serial data input to CSI11	$\checkmark$	$\checkmark$	$\checkmark$	
SO00	Output	Serial data output from CSI00	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SO01	Output	Serial data output from CSI01	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SO10	Output	Serial data output from CSI10	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SO11	Output	Serial data output from CSI11	$\checkmark$	$\checkmark$	$\checkmark$	
SSI00	Input	Slave select input to CSI00 (SPI00)	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SSI01	Input	Slave select input to CSI01 (SPI01)	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SSI10	Input	Slave select input to CSI10 (SPI10)	$\checkmark$	$\checkmark$	_	_
SSI11	Input	Slave select input to CSI11 (SPI11)	$\checkmark$	$\checkmark$	$\checkmark$	
LRXD0	Input	Serial data input to LIN	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
LTXD0	Output	Serial data output from LIN	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$

Table 2-3.	List of RL78/F23	Pins Other th	an Port Pins	s (3/5)
				, (0,0)



Pin	I/O	Function		Pin (	Count	
Function			80-pin	64-pin	48-pin	32-pin
INTP0	Input	External interrupt input			$\checkmark$	$\checkmark$
INTP1	Input				$\checkmark$	
INTP2	Input				$\checkmark$	
INTP3	Input				$\checkmark$	
INTP4	Input					
INTP5	Input				$\checkmark$	
INTP6	Input				$\checkmark$	_
INTP7	Input				$\checkmark$	_
INTP8	Input				$\checkmark$	_
INTP9	Input				$\checkmark$	_
INTP10	Input				_	_
INTP11	Input				_	_
INTP12	Input				_	_
INTP13	Input				_	_
PCLBUZ0	Output	Clock output/buzzer output 0			$\checkmark$	_
RESOUT	Output	Reset output			$\checkmark$	_
STOPST	Output	STOP status output			$\checkmark$	_
SNZOUT0	Output	SNOOZE status output			$\checkmark$	
SNZOUT1	Output				$\checkmark$	
SNZOUT2	Output				$\checkmark$	
SNZOUT3	Output		$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
SNZOUT4	Output		$\checkmark$	$\checkmark$	$\checkmark$	
SNZOUT5	Output		$\checkmark$	$\checkmark$	$\checkmark$	
SNZOUT6	Output		$\checkmark$	$\checkmark$	$\checkmark$	
SNZOUT7	Output				$\checkmark$	
RTC1HZ	Output	Real-time clock correction clock (1 Hz) output				

Table 2-3. List of RL78/F23 Pins Other than Port Pins (4/5)



Pin	I/O	Function		Pin C	Count	
Function			80-pin	64-pin	48-pin	32-pin
EXCLK	Input	External clock input for main system clock	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
EXCLKS	Input	External clock input for subsystem clock	$\checkmark$	$\checkmark$	$\checkmark$	_
X1	_	Resonator connection for main system clock	$\checkmark$	$\checkmark$	$\checkmark$	
X2	_		$\checkmark$	$\checkmark$		
XT1 Note	_	Resonator connection for subsystem clock	$\checkmark$	$\checkmark$	$\checkmark$	_
XT2 Note	_		$\checkmark$	$\checkmark$	$\checkmark$	_
RESET	Input	External reset input	$\checkmark$	$\checkmark$		
REGC	_	Regulator output stabilization capacitance connection for internal operation. Connect to Vss via the capacitor (0.47 to 1 $\mu$ F).	$\checkmark$	$\checkmark$	V	V
Vdd	_	Positive power supply for the P33, P34, P80 to P87, P90 to P97, P121 to P124, P137, and RESET pins	$\checkmark$	$\checkmark$	V	$\checkmark$
EVDD0	_	Positive power supply for the pins that are not connected to $\ensuremath{V_{\text{DD}}}$	$\checkmark$	$\checkmark$		_
AVREFP	Input	A/D converter reference voltage (+ side) input	$\checkmark$	$\checkmark$	$\checkmark$	
AVREFM	Input	A/D converter reference voltage (- side) input	$\checkmark$	$\checkmark$	$\checkmark$	
Vss	—	Ground potential for the P33, P34, P80 to P87, P90 to P97, P121 to P124, P137, and RESET pins	$\checkmark$	V	V	$\checkmark$
EVsso	_	Ground potential for the pins that are not connected to Vss	$\checkmark$	$\checkmark$	_	
TOOLRXD	Input	UART reception pin for the external device connection used during flash memory programming	$\checkmark$	$\checkmark$	V	$\checkmark$
TOOLTXD	Output	UART transmission pin for the external device connection used during flash memory programming	$\checkmark$	$\checkmark$	V	V
TOOL0	I/O	Data input/output for flash memory programmer/debugger	$\checkmark$	$\checkmark$	$\checkmark$	

Table 2-3.	List of RL78/F23	Pins Other than	Port Pins (5/5)
------------	------------------	-----------------	-----------------

**Note** Do not use the XT1 and XT2 pin functions in grade-5 products.



## 3. ELECTRICAL SPECIFICATIONS (GRADE 3)

- Cautions 1. RL78/F23 and RL78/F24 have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  - 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
  - 3. The pins mounted depending on the product. For details, refer to 1.5 Pin Configurations and 2.1 Pin Function List.



## 3.1 Absolute Maximum Ratings

				(1/3)
Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1 = VDD	-0.5 to +6.5	V
	Vss		-0.5 to +0.3	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	Viregc	REGC	-0.3 to +2.8 and -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
Input voltage	VI1	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	-0.3 to EV <sub>DD0</sub> + 0.3 and -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 2</sup>	V
	Vı2	P33, P34, P80 to P87, P90 to P97, P100 to P105, P121 to P124, P137, RESET	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 2</sup>	V
Output voltage	Vo1	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	-0.3 to EV <sub>DD0</sub> + 0.3 and -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 2</sup>	V
	V <sub>02</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105	-0.3 to Vdd + 0.3	V
Analog input voltage	Vaii	ANI24 to ANI30	-0.3 to EV <sub>DD0</sub> + 0.3 and -0.3 to AV <sub>REF(+)</sub> + 0.3 <sup>Notes 2, 3</sup>	V
	Vai2	ANI0 to ANI23	-0.3 to V <sub>DD</sub> + 0.3 and -0.3 to AV <sub>REF(+)</sub> + 0.3 <sup>Notes 2, 3</sup>	V

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 µF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
  - 2. Must be 6.5 V or lower.
  - 3. For pins to be used in A/D conversion, the voltage should not exceed the value  $AV_{REF(+)} + 0.3$ .
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(2/3)

					(2/0
Parameter	Symbol		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	-40	mA
		Total of all pins -170 mA	P01, P02, P40 to P47, P120, P125 to P127, P150 to P153	-70	mA
			P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157	-100	mA
	Іон2	Per pin	P33, P34, P80 to P87, P90 to P97, P100 to P105	-0.5	mA
		Total of all pins		-2	mA
Output current, low	Iol1	Per pin	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	40	mA
		Total of all pins 170 mA	P01, P02, P40 to P47, P120, P125 to P127, P150 to P153	70	mA
			P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157	100	mA
	Iol2	Per pin	P33, P34, P80 to P87, P90 to P97, P100 to P105	1	mA
		Total of all pins		5	mA

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(3/3)

	-				(3/.
Parameter	Symbol		Conditions	Ratings	Unit
Positive injected current $(V_1 > V_{DD})^{Note}$	Iinjp	Per pin	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	5	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	2	mA
Negative injected current (VI < Vss) <sup>Note</sup>	linjn	Per pin	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	-5	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	-0.5	mA
Sum of all positive injected currents <sup>Note</sup>	ΣIinjp	Total of all pins	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	40	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	10	mA
Sum of all negative injected currents <sup>Note</sup>	ΣΙινιν	Total of all pins	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	-40	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	-2	mA
Total of all injected currents <sup>Note</sup>	Σ Ιινιρ  + Σ Ιινιη	Total of all pins	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	40	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	10	mA
Operating ambient temperature	TA	In normal operati	on mode programming mode	-40 to +105	°C
Storage temperature	Tstg			-65 to +150	°C

Note Conditions:  $2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}$ ,  $\text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V}$ 

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
  - 2. VI : This is the input voltage level to the port pins.



## 3.2 Oscillator Characteristics

## 3.2.1 Main System Clock Oscillator Characteristics

## $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator/ Crystal resonator	Vss X1 X2 Rd C1 C2 777	X1 clock oscillation frequency (fx)	$2.7~V \leq V_{DD} \leq 5.5~V$	2.0		20.0	MHz

## Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. Customers are requested to consult the resonator manufacturer to select an appropriate resonator and to determine the proper oscillation constant. Customers are also requested to adequately evaluate the oscillation on their system. Determine the X1 clock oscillation stabilization time using the oscillation stabilization time of the oscillation stabilization time counter status register (OSTC) and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.



## 3.2.2 On-chip Oscillator Characteristics

## $(T_{A} = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Oscillators	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency <sup>Note</sup>	fін		2		80	MHz
High-speed on-chip oscillator clock frequency accuracy	-		-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fi∟, fwdt			15		kHz
Low-speed on-chip oscillator clock frequency accuracy	-		-15		+15	%

**Note** High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H/040C2H) and bits 0 to 2 of the HOCODIV register.



## 3.2.3 Subsystem Clock Oscillator Characteristics

 $(T_{A} = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

Resonator	Recommended Circuit	Item	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	Vss XT1 XT2 Rd C3 C4 777	XT1 clock oscillation frequency (f <sub>XT</sub> )	$2.7~V \leq V_{DD} \leq 5.5~V$	29.0	32.768	35.0	kHz

Cautions 1. When using the XT1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. The XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption and thus required to be adequately evaluated on the system. Customers are requested to consult the resonator manufacturer to select an appropriate resonator and to determine the proper oscillation constant.



## 3.2.4 PLL Circuit Characteristics

Resonator	Symbol	Conc	litions	MIN.	TYP.	MAX.	Unit
PLL input enable	fplli	fmain: 4.0 MHz	FMAINDIV[1:0] = 00B	3.92	4.0	4.08	MHz
clock frequency Note 1		fmain: 8.0 MHz	FMAINDIV[1:0] = 00B	7.84	8.0	8.16	MHz
		fmain: 16.0 MHz	FMAINDIV[1:0] = 10B	7.84	8.0	8.16	MHz
		fmain: 20.0 MHz	FMAINDIV[1:0] = 11B	4.90	5.0	5.10	MHz
PLL output frequency (center	fpll	f <sub>MAIN</sub> : 20 MHz, PLLMULA = 0, PLLMUL = 1	$\begin{aligned} PLLDIV0 &= 0, \ FPLLDIV &= 0, \\ PLLDIV1 &= 0 \end{aligned}$		fplli × 16/2	2	MHz
value)			PLLDIV0 = 0, FPLLDIV = 1, PLLDIV1 = 1		fplli × 16		MHz
		f <sub>MAIN</sub> : 4 MHz, PLLMULA = 1, PLLMUL = 1	PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 0		fplli × 20/2		MHz
			$\begin{array}{l} PLLDIV0 = 0, \ FPLLDIV = 1, \\ PLLDIV1 = 1 \end{array}$	fplli × 20		MHz	
		f <sub>MAIN</sub> : 8 MHz or 16 MHz, PLLMULA = 0, PLLMUL = 0	PLLDIV0 = 1, FPLLDIV = 0, PLLDIV1 = 0		fplli × 12/4		MHz
			$\begin{array}{l} PLLDIV0 = 0, \ FPLLDIV = 0, \\ PLLDIV1 = 1 \end{array}$	fplli × 12/2		MHz	
		fmain: 8 MHz or 16 MHz, PLLMULA = 0, PLLMUL = 1	PLLDIV0 = 1, FPLLDIV = 0, PLLDIV1 = 0		fplli × 16/4	ļ	MHz
			$\begin{array}{l} PLLDIV0 = 0, \ FPLLDIV = 0, \\ PLLDIV1 = 1 \end{array}$		fplli × 16/2		MHz
		fmain: 8 MHz or 16 MHz, PLLMULA = 1, PLLMUL = 0	PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 0	fplli × 10/2 fplli × 10		•	MHz
			PLLDIV0 = 0, FPLLDIV = 1, PLLDIV1 = 1			MHz	
Long-term jitter Note 2	t∟j	term = 1 µs		-1		+1	ns
		term = 10 μs		-1		+1	ns
		term = 20 µs		-2		+2	ns

### $(T_A = -40 \text{ to } +105^{\circ}C, 2.7 \text{ V} \le EV_{DD0} = EV_{DD1} = V_{DD} \le 5.5 \text{ V}, V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V})$

**Notes 1.** If the high-speed on-chip oscillator clock is to be selected as the PLL input clock, the minimum and maximum values will reflect the range of accuracy of the oscillation frequency by the high-speed on-chip oscillator clock.

**2.** Guaranteed by design, but not tested before shipment.

Remark fmain: Main system clock frequency.



## 3.3 DC Characteristics

## 3.3.1 Pin Characteristics

For the relationship between the port pins shown in the following tables and the products, refer to 2. PIN FUNCTIONS.

Items	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Output current, high Note 1	Іон1	Per pin for P00 to P03, P10	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			-5.0	mA
		to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			-3.0	mA
		Per pin for P10, P12, P14,	$4.0~V \leq EV_{DD0} \leq 5.5~V$			-0.6	mA
		P30, P120, P140 (special slew rate)	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			-0.2	mA
		Total of P01, P02, P40 to	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			-20.0	mA
		P47, P120, P125 to P127, P150 to P153 (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			-10.0	mA
		Total of P00, P03, P10 to	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			-30.0	mA
		P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157 (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			-19.0	mA
		Total of all pins	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			-50.0	mA
		(for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			-29.0	mA
	Іон2	Per pin for P33, P34, P80 to P87, P90 to P97, P100 to P105	$2.7~V \leq V_{DD} \leq 5.5~V$			-0.1	mA
		Total of all pins (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			-2.0	mA

(T 40 to +405°C		EVan - Van CEEV	$\sqrt{1}$
( I A = -40 to +105°C	$\gamma, Z.I V \geq EVDD0 =$	$EVDD1 = VDD \ge 3.3 V$	$V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V$

(1/6)

- **Notes 1.** Value of current at which the device operation is guaranteed even if the current flows from pins EVDD0, EVDD1 and VDD to an output pin.
  - 2. These output current values are obtained under the condition that the duty factor is no greater than 70%. The output current values when the duty factor is changed to a value greater than 70% can be calculated from the following expression (when the duty factor is changed to n%).
    - Total output current of pins  $(IOH \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and Iон = -10.0 mA

Total output current of pins =  $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

### Caution P10 to P17, P32, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.



Items	Items Symbol Cond		าร	MIN.	TYP.	MAX.	Unit
Output current, low Note 1	lol1	Per pin for P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	$\frac{4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}}{2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}}$			8.5 4.0	mA mA
		Per pin for P10, P12, P14, P30, P120, P140 (special slew rate)				0.59 0.07	mA mA
		Total of P01, P02, P40 to P47, P120, P125 to P127, P150 to P153 (for duty factors $\leq$ 70% <sup>Note 2</sup> )	$\frac{4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}}{2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}}$			20.0 15.0	mA mA
		Total of P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157 (for duty factors $\leq$ 70% <sup>Note 2</sup> )	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$ $2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			45.0 35.0	mA mA
		Total of all pins (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V \\ \\ 2.7 \ V \leq EV_{DD0} < 4.0 \ V \end{array}$			65.0 50.0	mA mA
	IOL2	Per pin for P33, P34, P80 to P87, P90 to P97, P100 to P105	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			0.4	mA
		Total of all pins (for duty factors $\leq$ 70% <sup>Note 2</sup> )	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			5.0	mA



**Notes 1.** Value of current at which the device operation is guaranteed even if the current flows to the EV<sub>SS0</sub>, EV<sub>SS1</sub> and V<sub>SS</sub> pins from an output pin.

- 2. These output current values are obtained under the condition that the duty factor is no greater than 70%. The output current values when the duty factor is changed to a value greater than 70% can be calculated from the following expression (when the duty factor is changed to n%).
  - Total output current of pins  $(I_{OL} \times 0.7)/(n \times 0.01)$ 
    - <Example> Where n = 80% and  $I_{OL}$  = 10.0 mA

Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.



Items	Symbol	Conditio	ons	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P00 to P03, P10 to P17, P30	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	0.65 EVDD0		EV <sub>DD0</sub> Note	V
		to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157 (Schmitt 1 mode)	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$	0.7 EVddo		EV <sub>DD0</sub> Note	V
	VIH2	P10, P11, P13, P14, P16,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	0.8 EV <sub>DD0</sub>		EV <sub>DD0</sub> Note	V
		P17, P30, P41, P43, P50, P52 to P54, P60 to P63, P70, P71, P73, P75 to P77, P107, P120, P125, P150, P152, P153 (Schmitt 3 mode)	$2.7~V \leq EV_{DD0} < 4.0~V$	0.85 EV <sub>DD0</sub>		EV <sub>DD0</sub> Note	V
	Vінз	P10, P11, P13, P14, P16, P17, P30, P54, P62, P63, P70, P71, P73, P125 (TTL mode)	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	2.2		EVDD0 Note	V
			$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	2.0		EV <sub>DD0</sub> Note	V
	VIH4	P33, P34, P80 to P87, P90	$4.0~\text{V} \leq \text{V}_\text{DD} \leq 5.5~\text{V}$	0.8 Vdd		Vdd	V
		to P97, P100 to P105, P137 (fixed to Schmitt 3 mode)	$2.7~V \leq V_{\text{DD}} < 4.0~V$	0.85 Vdd		Vdd	V
	Vih5	RESET	$4.0~\text{V} \leq \text{V}_\text{DD} \leq 5.5~\text{V}$	0.65 Vdd		Vdd	V
		(fixed to Schmitt 1 mode)	$2.7~\text{V} \leq \text{V}_\text{DD} < 4.0~\text{V}$	0.7 Vdd		Vdd	V
	VIH6	P121 to P124, EXCLK,	$4.0~\text{V} \leq \text{V}_\text{DD} \leq 5.5~\text{V}$	0.8 Vdd		Vdd	V
		EXCLKS (fixed to Schmitt 2 mode)	$2.7~V \leq V_{\text{DD}} < 4.0~V$	0.8 Vdd		Vdd	V



Note The maximum value of V<sub>IH</sub> of the pins P10 to P17, P32, P60 to P63, P70 to P72, and P120 is EV<sub>DD0</sub>, even in N-ch open-drain mode.



Items	Symbol	Condition	IS	MIN.	TYP.	MAX.	Unit
Input voltage, low	VIL1	P00 to P03, P10 to P17, P30	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	0		0.35 EVDD0	V
		to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157 (Schmitt 1 mode)	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	0		0.3 EVDDO	V
	VIL2	P10, P11, P13, P14, P16, P17,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	0		0.5 EVDD0	V
		P30, P41, P43, P50, P52 to P54, P60 to P63, P70, P71, P73, P75 to P77, P107, P120, P125, P150, P152, P153 (Schmitt 3 mode)	$2.7 \text{ V} \leq EV_{\text{DD0}} < 4.0 \text{ V}$	0		0.4 EVddo	V
	VIL3	P10, P11, P13, P14, P16, P17, P30, P54, P62, P63, P70, P71, P73, P125 (TTL mode)	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	0		0.8	V
			$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	0		0.5	V
	VIL4	P33, P34, P80 to P87, P90 to	$4.0~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	0		0.5 Vdd	V
		P97, P100 to P105, P137 (fixed to Schmitt 3 mode)	$2.7~V \leq V_{\text{DD}} < 4.0~V$	0		0.4 V <sub>DD</sub>	V
	VIL5	RESET	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0		0.35 Vdd	V
		(fixed to Schmitt 1 mode)	$2.7~V \leq V_{\text{DD}} < 4.0~V$	0		0.3 Vdd	V
	VIL6	P121 to P124, EXCLK,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0		0.2 Vdd	V
		EXCLKS (fixed to Schmitt 2 mode)	$2.7~V \leq V_{\text{DD}} < 4.0~V$	0		0.2 Vdd	V





Items	Symbol	Conditio	ins	MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to	$\begin{array}{l} 4.0 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OH1}} = -5.0 \ \text{mA} \end{array}$	EV <sub>DD0</sub> - 0.9			V
		P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to	$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OH1}} = -3.0 \ \text{mA} \end{array}$	EV <sub>DD0</sub> - 0.7			V
		P127, P130, P140, P150 to P157 (normal slew rate)	$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OH1}} = -1.0 \ \text{mA} \end{array}$	EV <sub>DD0</sub> - 0.5			V
	Vон2	P33, P34, P80 to P87, P90 to P97, P100 to P105	2.7 V $\leq$ Vdd $\leq$ 5.5 V Іон2 = -100 $\mu$ A	Vdd - 0.5			V
	Vонз	P10, P12, P14, P30, P120, P140	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ Іонз = -0.6 mA	EV <sub>DD0</sub> - 0.8			V
		(special slew rate)	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOH3 = -0.2 mA	EV <sub>DD0</sub> - 0.5			V
Output voltage, low	to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \end{array} \label{eq:DL1}$			0.7	V	
			$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 4.0 \ mA \end{array} \label{eq:DL1}$			0.4	V
		P127, P130, P140, P150 to P157 (normal slew rate)	$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OL1}} = 4.0 \ \text{mA} \end{array}$			0.7	V
		(nonnai siew late)	$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 1.5 \ mA \end{array} \end{array} \label{eq:eq:electropy}$			0.4	V
	Vol2	P33, P34, P80 to P87, P90 to P97, P100 to P105	$\begin{array}{l} 2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V} \\ \text{Iol2} = 400 \ \mu\text{A} \end{array}$			0.4	V
	Vol3	P10, P12, P14, P30, P120, P140	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 0.6 \ mA \end{array} \end{array} \label{eq:eq:entropy}$			0.8	V
	(special slew rate)	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $\text{Iol3} = 0.07 \text{ mA}$			0.5	V	



Caution P10 to P17, P32, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.



Items	Symbol	Conditio	ons		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ішні	P00 to P03, P10 to P17, P30 to P32,       VI = EVDD0         P40 to P47, P50 to P57, P60 to P67,       P70 to P77, P106, P107, P120, P125         to P127, P140, P150 to P157       P157					1	μA
	Ilih2	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137, RESET	VI = VDD				1	μA
	Іцнз	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = VDD	In input port or external clock input			1	μA
				In resonator connection	10		μA	
Input leakage current, low	Ilil1	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	VI = EVsso				-1	μA
	Ilil2	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137, RESET	VI = Vss				-1	μA
	Ililis	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	Vı = Vss	In input port or external clock input			-1	μA
				In resonator connection			-10	μA
Positive injected	INJPRMS	P00 to P03, P10 to P17, P30 to P32,	Per pin, V	/ı > EVddo			0.4	mA
current <sup>Notes 1, 4</sup>		P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	Total of all	I pins, $V_I > EV_{DD0}$			4	mA
		P70 to P74, P80, P83 to P87 Note 2,	Per pin, V	/i > Vdd			0.15	mA
		P90 to P97, P100 to P105, P120, P125	Total of all pins, V <sub>I</sub> > V <sub>DD</sub>				1	mA
		P81 to P84 Note 3	Total of al	l pins, VI > VDD			0.15	mA
On-chip pull-up resistance	Ru	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	VI = EVsso, in input port		10	20	100	kΩ



Notes 1. These specifications are not tested on sorting and are specified based on the device characterization.

- **2.** For RL78/F24 product: P80, P86, P87
- **3.** For RL78/F23 product: P81, P82
- **4.** For RL78/F24 product, P85/ANI07/IVREF0 does not guarantee the electrical characteristics when a positive injection current is generated even if it is within the above specifications.

## Caution P10 to P17, P32, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
  - $\textbf{2. } V_{1}: This is the input voltage level to the port pins.$



9.9

7.6

4.2

17.8

250

250

mΑ

μA

μA

## 3.3.2 Supply Current Characteristics

Symbol

DD1

## (1) RL78/F24

Items

Supply

current

Note 1

### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} = \text{V}_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

 $= f_{MX}$ 

Subsystem clock operation

Low-speed on-

chip oscillator clock operation

, 2.7 V ≤ E\		$v_1 = V_{DD} \leq 5.5 V,$	Vss = EVsso = E	EVss1 = 0 V)				(1/2)
		Conditio	ns		MIN.	TYP.	MAX.	Unit
Operating Normal mode operation	High-speed on- chip oscillator	fih = 80 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 4		10.8	20.0	mA	
	Note 2 clock operation		fıн = 40 MHz	$f_{CLK} = f_{IH} Notes 3, 4$		10.1	18.3	mA
			fıн = 2 MHz	$f_{CLK} = f_{IH} Notes 3, 4$		1.7	3.1	mA
		Resonator	fмх = 20 MHz	$f_{CLK} = f_{MX} Notes 3, 5$		5.6	10.3	mA
		operation	fмx = 2 MHz	$f_{CLK} = f_{MX} Notes 3, 5$		1.5	2.8	mA
		Resonator operation	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	fclk = 40 MHz Notes 3, 6		10.6	20.0	mA
		(PLL operation) (PLL input clock	f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	fclк = 40 MHz Notes 3, 6		10.2	18.3	mA

fclк = 40 MHz

fclk = fsub Note 7

fclk = fil Note 8

Notes 3. 6

Notes 1. Total current flowing into VDD and EVDDO, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO, Vss, or EVsso. However, not including the current flowing into the I/O buffer and onchip pull-up/pull-down resistors.

kH7

- 2. Current drawn when all the CPU instructions are executed.
- 3. The values below the MAX. column include the peripheral operation current (except for background operation (BGO)). However, the LVD circuit, A/D converter, D/A converter, and comparator are stopped.

fмх = 20 MHz

 $f_{PLL} = 40 \text{ MHz},$ 

 $f_{MX} = 4 MHz$ fsub = 32.768

fı∟ = 15 kHz

- 4. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
- 5. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
- 6. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
- 7. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator are stopped, and with setting of ADSLP = 1.
- 8. When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.
- Remarks 1. fmx: High-speed system clock frequency
  - 2. fsub: Subsystem clock frequency
  - 3. fpll: PLL clock frequency
  - 4. fil: High-speed on-chip oscillator clock frequency
  - 5. fil: Low-speed on-chip oscillator clock frequency
  - 6. fclk: CPU/peripheral hardware clock frequency



Items	Symbol		Conditions	6		MIN.	TYP.	MAX.	Unit
Supply current	IDD2	HALT mode Note 2	High-speed on-chip oscillator clock	fін = 80 MHz	fclk = 40 MHz Note 5		3.4	12.0	mA
Notes 1, 3			operation	fін = 40 MHz	fclk = fih Note 5		2.8	10.5	mA
				fін = 2 MHz	fclk = fih Note 5		0.5	1.8	mA
			Resonator operation	fмх = 20 MHz	$f_{CLK} = f_{MX} Note 6$		1.5	6.5	mA
				fмx = 2 MHz	$f_{CLK} = f_{MX} Note 6$		0.3	1.8	mA
			Resonator operation (PLL operation)	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	fclk = 40 MHz Note 7		3.2	12.0	mA
			(PLL input clock = f <sub>MX</sub> )	f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	fclk = 40 MHz Note 7		2.9	10.5	mA
				f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	fclk = 40 MHz Note 7		2.6	10.0	mA
			Subsystem clock operation	fsuв = 32.768 kHz	fclk = fsub Note 8		0.8	140	μA
			Low-speed on-chip oscillator clock operation	fı∟ = 15 kHz	$f_{CLK} = f_{IL} Note 9$		0.8	140	μA
	IDD3	STOP mode Note 4	T <sub>A</sub> = +25°C				0.6		μA
			T <sub>A</sub> = +50°C					10	1
			T <sub>A</sub> = +70°C					25	
			T <sub>A</sub> = +105°C					115	
	Isnoz	SNOOZE mode	DTC operation				7.0		mA



- **Notes 1.** Total current flowing into V<sub>DD</sub> and EV<sub>DD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub>, Vss, or EVsso. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.
  - 2. When HALT mode is entered during fetch from the flash memory.
  - **3.** The values below the MAX. column include the peripheral operation current and STOP leakage current. However, the watchdog timer, LVD circuit, A/D converter, D/A converter, and comparator are stopped.
  - **4.** When high-speed system clock, subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - 5. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
  - 6. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - 7. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - **8.** When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.
  - **9.** When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.
- **Remarks 1.** fmx: High-speed system clock frequency
  - 2. fsub: Subsystem clock frequency
  - 3. fpll: PLL clock frequency
  - 4. fin: High-speed on-chip oscillator clock frequency
  - 5. fil: Low-speed on-chip oscillator clock frequency
  - 6. fcLK: CPU/peripheral hardware clock frequency



Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
Window watchdog timer operating current	WDT Notes 1, 2	fwot = 15 kHz			0.3		μA
A/D converter operating current	ADC Note 3	When conversion at maximum speed	$AV_{REFP} = V_{DD} = 5.0 V$		1.3	1.7	mA
		When internal reference	e voltage is selected Note 5		75.0		μA
AVREFP current	ADREF Note 7	AV <sub>REFP</sub> = 5.0 V	AV <sub>REFP</sub> = 5.0 V				μA
Sample-and-hold circuit operating current	ADSH Note 8				0.8	1.2	mA
LVD operating current	LVD Note 4				0.08		μA
D/A converter operating current	DAC				0.8	1.5	mA
Comparator operating current	СМР				50.0		μA
BGO operating current	BGO Note 6				2.5	12.2	mA

Notes 1. When the high-speed on-chip oscillator clock and high-speed system clock are stopped.

- **2.** Current flowing only to the watchdog timer (including the operation current of the 15 kHz on-chip oscillator). The current value is the sum of IDD1, IDD2, or IDD3 and IWDT when the watchdog timer operates in STOP mode.
- **3.** Current flowing only to the A/D converter. The current value is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in operation mode or HALT mode.
- **4.** Current flowing only to the LVD circuit. The current value is the sum of IDD1, IDD2, or IDD3 and ILVD when the LVD circuit operates in operation mode, HALT mode, or STOP mode.
- **5.** Operating current that increases when the internal reference voltage is selected. This current flows even when conversion is stopped.
- 6. Current increased by the BGO operation. The current value is the sum of IDD1 or IDD2 and IBGO when the BGO operates in operation mode or HALT mode.
- **7.** Operating current that increases when the AV<sub>REFP</sub> is selected. This current flows even when conversion is stopped.
- **8.** Operating current that increases when the sample-and-hold circuit is used. This current flows for each analog input channel.



## (2) RL78/F23

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

(1/2)

Items	Symbol			Conditio	าร		MIN.	TYP.	MAX.	Unit	
Supply current	Idd1	Operating mode	Normal operation	High-speed on- chip oscillator	fıн = 80 MHz	fclk = 40 MHz Notes 3, 4		9.7	17.0	mA	
Note 1			Note 2	clock operation	fін = 40 MHz	$f_{CLK} = f_{IH} Notes 3, 4$		9.0	15.5	mA	
					fін = 2 MHz	$f_{CLK} = f_{IH} Notes 3, 4$		1.6	2.8	mA	
			Resonator operation Resonator operation (PLL operation) (PLL input clock	Resonator	fмх = 20 MHz	$f_{CLK} = f_{MX}$ Notes 3, 5		5.0	9.0	mA	
				operation	fмx = 2 MHz	$f_{\text{CLK}} = f_{\text{MX}} \text{ Notes 3, 5}$		1.4	2.6	mA	
						f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	fclk = 40 MHz Notes 3, 6		9.2	17.0	mA
				f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		9.0	15.5	mA		
				= fmx)	f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		8.6	15.0	mA	
				Subsystem clock operation	fsuв = 32.768 kHz	$f_{\text{CLK}} = f_{\text{SUB}}  {}^{\text{Note 7}}$		6.5	100	μΑ	
				Low-speed on- chip oscillator clock operation	fı∟ = 15 kHz	$f_{CLK} = f_{IL} {}^{Note \; 8}$		3.3	100	μA	

**Notes 1.** Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, Vss, or EVss0. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.

- 2. Current drawn when all the CPU instructions are executed.
- **3.** The values below the MAX. column include the peripheral operation current (except for background operation (BGO)). However, the LVD circuit and A/D converter are stopped.
- 4. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
- 5. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
- 6. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
- 7. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator are stopped, and with setting of ADSLP = 1.
- **8.** When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.
- Remarks 1. fmx: High-speed system clock frequency
  - 2. fsub: Subsystem clock frequency
  - 3. fPLL: PLL clock frequency
  - 4. fin: High-speed on-chip oscillator clock frequency
  - **5.** fil: Low-speed on-chip oscillator clock frequency
  - 6. fcLK: CPU/peripheral hardware clock frequency



Items	Symbol		Conditions	S		MIN.	TYP.	MAX.	Unit
Supply IDD2 current Notes 1, 3	IDD2	HALT mode Note 2	High-speed on-chip oscillator clock	fін = 80 MHz	fclk = 40 MHz Note 5		3.4	11.0	mA
		operation	fін = 40 MHz	$f_{CLK} = f_{IH} Note 5$		2.8	9.5	mA	
				fін = 2 MHz	$f_{CLK} = f_{IH} Note 5$		0.5	1.5	mA
			Resonator operation	fмх = 20 MHz	fclk = fmx Note 6		1.5	5.5	mA
				fмx = 2 MHz	fclk = fmx Note 6		0.3	1.5	mA
			Resonator operation (PLL operation)	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	fclk = 40 MHz Note 7		3.1	11.0	mA
			(PLL input clock = f <sub>MX</sub> )	f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	fclk = 40 MHz Note 7		2.8	9.5	mA
				f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	fclk = 40 MHz Note 7		2.5	9.0	mA
			Subsystem clock operation	fsuв = 32.768 kHz	fclk = fsub Note 8		0.7	66	μA
			Low-speed on-chip oscillator clock operation	fı∟ = 15 kHz	$f_{CLK} = f_{IL} Note 9$		0.7	66	μA
	Ірдз	STOP mode Note 4	T <sub>A</sub> = +25°C				0.5		μA
			T <sub>A</sub> = +50°C				4.5		
			T <sub>A</sub> = +70°C					9.0	
			T <sub>A</sub> = +105°C					51	
	Isnoz	SNOOZE mode	DTC operation				6.0		mA



- **Notes 1.** Total current flowing into V<sub>DD</sub> and EV<sub>DD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub>, Vss, or EVsso. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.
  - 2. When HALT mode is entered during fetch from the flash memory.
  - **3.** The values below the MAX. column include the peripheral operation current and STOP leakage current. However, the watchdog timer, LVD circuit, and A/D converter are stopped.
  - **4.** When high-speed system clock, subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - 5. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
  - 6. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - 7. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - **8.** When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.
  - **9.** When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.
- Remarks 1. fmx: High-speed system clock frequency
  - 2. fsub: Subsystem clock frequency
  - 3. fPLL: PLL clock frequency
  - 4. fin: High-speed on-chip oscillator clock frequency
  - 5. fil: Low-speed on-chip oscillator clock frequency
  - 6. fcLK: CPU/peripheral hardware clock frequency

Parameter	Symbol	Conditions			TYP.	MAX.	Unit
Window watchdog timer operating current	WDT Notes 1, 2	fwdt = 15 kHz			0.3		μA
A/D converter operating current	ADC Note 3	When conversion at maximum speed	$AV_{REFP} = V_{DD} = 5.0 V$		1.3	1.7	mA
		When internal reference ve	When internal reference voltage is selected Note 5				μA
AVREFP current	ADREF Note 7	AVREFP = 5.0 V			65.0		μA
Sample-and-hold circuit operating current	ADSH Note 8				0.8	1.2	mA
LVD operating current	LVD Note 4				0.08		μA
BGO operating current	IBGO Note 6			2.5	12.2	mA	

(	T <sub>A</sub> = -40 to +105°C	$2.7 V \leq EV_{DD0} = EV_{D1}$	$D1 = VDD \leq 5.5 V. Vss$	$= EV_{SS0} = EV_{SS1} = 0 V$
	17 4010 100 0	,		

Notes 1. When the high-speed on-chip oscillator clock and high-speed system clock are stopped.

- **2.** Current flowing only to the watchdog timer (including the operation current of the 15 kHz on-chip oscillator). The current value is the sum of IDD1, IDD2, or IDD3 and IWDT when the watchdog timer operates in STOP mode.
- **3.** Current flowing only to the A/D converter. The current value is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in operation mode or HALT mode.
- **4.** Current flowing only to the LVD circuit. The current value is the sum of IDD1, IDD2, or IDD3 and ILVD when the LVD circuit operates in operation mode, HALT mode, or STOP mode.
- **5.** Operating current that increases when the internal reference voltage is selected. This current flows even when conversion is stopped.
- 6. Current increased by the BGO operation. The current value is the sum of IDD1 or IDD2 and IBGO when the BGO operates in operation mode or HALT mode.
- **7.** Operating current that increases when the AV<sub>REFP</sub> is selected. This current flows even when conversion is stopped.
- **8.** Operating current that increases when the sample-and-hold circuit is used. This current flows for each analog input channel.



## 3.4 AC Characteristics

## 3.4.1 Basic Operation

Parameter	Symbol	Cond	litions	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсү	High-speed on-chip oscillator clock operation				0.5	μs
instruction execution time)		High-speed system clock	0.05		0.5	μs	
		PLL clock operation	0.025		0.5	μs	
		Subsystem clock operati	on	28.5	30.5	34.5	μs
		Low-speed on-chip oscil	lator clock operation		66.6		μs
		In self programming mod	le	0.025		0.5	μs
CPU/peripheral hardware clock frequency	fclĸ			0.025		66.6	μs
External system clock	fex			2.0		20.0	MHz
frequency	fexs			29		35	kHz
External system clock input	texh, texl			24			ns
high-level width, low-level width	texhs, texls			13.7			μs
TI00 to TI07, TI10 to TI17 input high-level width, low- level width	t⊤ıн, t⊤ı∟			1/fмск+10			ns
TO00 to TO07,	fто		$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			16	MHz
TO10 to TO17,			$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			8	MHz
TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRJIO0, TRJO0 output frequency		T001, T006, T007, T011, T013, TRDIOC0, TRDIOD0, TRDIOD1, TRJO0 only, Special slew rate, C = 30 pF				2	MHz
PCLBUZ0 output frequency	fpcl	Normal slew rate	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			16	MHz
		C = 30 pF	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			8	MHz
		Special slew rate C = 30 pF				2	MHz
Timer RJ input cycle	tc	TRJIO0		100			ns
Timer RJ input high-level width, low-level width	tтлн, tтл∟	TRJIO0		40			ns
Timer RDe input high-level, low-level width	ttdiH, ttdi∟	TRDIOA0, TRDIOA1, TF TRDIOC0, TRDIOC1, TF TRDCLK0, TRDORES, T	RDIOD0, TRDIOD1,	3/ftrd			ns
Timer RDe pulse output forced	<b>t</b> TDSIL	P137/INTP0	$2 \text{ MHz} < f_{CLK} \le 40 \text{ MHz}$	1			μs
cutoff signal low-level width			fclk ≤ 2 MHz	1/fclк + 1			μs

## Caution Excluding the error in oscillation frequency accuracy.

Remarks 1. fMCK: Timer array unit operation clock frequency

**2.** ftrd: Timer RDe operation clock frequency




$(1A = -40 \ 10 + 105^{\circ}C, 2.7)$		$= EVDD1 = VDD \leq 5.5 V, Vs$	s = EVSS0 = EVSS1 = UV	)			(2/2
Parameter	Symbol	Condit	MIN.	TYP.	MAX.	Unit	
Interrupt input high-level width, low-level width	tinth, tintl	INTP0 to INTP13 Note 1		1			μs
KR0 to KR7 key interrupt input low-level width	tкr			250			ns
RESET low-level width	trsl	Note 1		10			μs
Port output rise time, port	tro, tro	P00 to P03, P10 to P17,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			25	ns
output fall time		P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate) C = 30 pF	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			55	ns
		P10, P12, P14, P30, P120,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$		25 Note 2	60	ns
		P140 (special slew rate) C = 30 pF	$2.7~V \leq EV_{DD0} < 4.0~V$			100	ns



**Notes 1.** Pins RESET, INTP0 to INTP3, INTP12, and INTP13 have noise filters for transient levels lasting less than 100 ns.

**2.** T<sub>A</sub> = +25°C, EV<sub>DD0</sub> = 5.0 V


## **AC Timing Test Points**






TRJO0

## **External System Clock Timing**






## Interrupt Request Input Timing



**Output Rising and Falling Timing** 





## 3.5 Peripheral Functions Characteristics


### 3.5.1 Serial Array Unit

#### (1) During communication at same potential (UART mode) (dedicated baud rate generator output)


#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate	-					fмск/6	bps
		fськ = 40 MHz,	Normal slew rate			6.6	Mbps
		fмск = fclк	Special slew rate			2	Mbps

## UART mode connection diagram (during communication at same potential)



## UART mode bit width (during communication at same potential) (reference)



- Caution Select the normal input buffer for the RXD0 pin and RXD1 pin and normal output mode for the TXD0 pin and TXD1 pin.
- **Remark** fMCK: Serial array unit operation clock frequency



## (2) During communication at same potential (CSI mode) (master mode, SCKp ... internal clock output, normal slew rate)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkCY1		100 <sup>Note 5</sup>			ns
SCKp high-level width, low-level width	tĸнı, tĸ∟ı	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	tксү1/2 – 12			ns
		$2.7~V \leq EV_{\text{DD0}} < 4.0~V$	tксү1/2 – 18			ns
SIp setup time (to SCKp↑) Note 1	tsik1	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	33			ns
		$2.7~V \leq EV_{\text{DD0}} < 4.0~V$	44			ns
SIp hold time (from SCKp <sup>↑</sup> ) Note 2	tksi1		30			ns
Delay time from SCKp $\downarrow$ to SOp output <sup>Note 3</sup>	tks01	C = 30 pF <sup>Note 4</sup>			30	ns

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

**Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The Slp setup time becomes "to SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

- When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.
   The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.
- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** C is the load capacitance of the SCKp and SOp output lines.
- **5.**  $t_{KCY1} \ge 4/f_{CLK}$  must also be satisfied.

Caution Select the normal input buffer for the SIp pin and normal output mode for the SOp pin and SCKp pin.

**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)



## (3) During communication at same potential (CSI mode) (master mode, SCKp ... internal clock output, special slew rate)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy1		500 <sup>Note 5</sup>			ns
SCKp high-level width, low-level width	tĸнı, tĸ∟ı		tксү1/2 – 60			ns
SIp setup time (to SCKp↑) Note 1	tsik1		120			ns
SIp hold time (from SCKp↑) <sup>Note 2</sup>	tksi1		80			ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	tkso1	C = 30 pF <sup>Note 4</sup>			90	ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. **2.** When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.

- The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- The delay time to SOp output becomes "from SCKp<sup>↑</sup>" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 4. C is the load capacitance of the SCKp and SOp output lines.
- **5.**  $t_{KCY1} \ge 4/f_{CLK}$  must also be satisfied.
- Caution Select the normal input buffer for the SIp pin and normal output mode and special slew rate for the SOp pin and SCKp pin.
- **Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)



## (4) During communication at same potential (CSI mode) (slave mode, SCKp ... external clock input, normal slew rate)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkCY2	32 MHz < f	мск	10/fмск			ns
		fмск $\leq$ 32 N	1Hz	<b>8/f</b> мск			ns
SCKp high-level width, low-level width	tkh2, tkl2			tксү2/2			ns
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsik2			1/fмск + 20			ns
SIp hold time (from SCKp↑) <sup>Note 2</sup>	tksi2			1/fмск + 31			ns
Delay time from SCKp $\downarrow$ to	tkso2	C = 30 pF	$4.0 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \leq 5.5 \text{ V}$			2/fмск + 44	ns
SOp output Note 3		Note 4	$2.7 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} < 4.0 \text{ V}$			2/fмск + 57	ns
SSIp setup time	tssik	DAP = 0		120			ns
		DAP = 1		1/fмск + 120			ns
SSIp hold time	tĸssi	DAP = 0		1/fмск + 120			ns
		DAP = 1		120			ns

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. **2.** When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.

- The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.
  When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- The delay time to SOp output becomes "from SCKp<sup>↑</sup>" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp, SCKp and SSIp pins and normal output mode for the SOp pin.

**Remarks 1.** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

2. fmck: Serial array unit operation clock frequency



(5) During communication at same potential (CSI mode) (slave mode, SCKp ... external clock input, special slew rate)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	<b>t</b> ксү2	20 MHz < fмск	10/fмск			ns
		$10 \text{ MHz} < f_{MCK} \le 20 \text{ MHz}$	8/fмск			ns
		fмск ≤ 10 MHz	6/fмск			ns
SCKp high-level width, low-level width	tkh2, tkl2		tксү2/2			ns
SIp setup time (to SCKp↑) Note1	tsik2		1/fмск + 50			ns
SIp hold time (from SCKp <sup>↑</sup> ) Note 2	tksi2		1/fмск + 50			ns
Delay time from SCKp $\downarrow$ to SOp output <sup>Note 3</sup>	tkso2	C = 30 pF <sup>Note 4</sup>			2/fмск + 80	ns
SSIp setup time	tssik	DAP = 0	120			ns
		DAP = 1	1/fмск + 120			ns
SSIp hold time	tkssi	DAP = 0	1/fмск + 120			ns
		DAP = 1	120			ns

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 4.0 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

- The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. **2.** When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.
- The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


4. C is the load capacitance of the SCKp and SOp output lines.

# Caution Select the normal input buffer for the SIp, SCKp and SSIp pins and normal output mode and special slew rate for the SOp pin.


**Remarks 1.** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)


2. fMCK: Serial array unit operation clock frequency






## CSI mode connection diagram (during communication at same potential)





**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)





## CSI mode serial transfer timing (during communication at same potential) (When DAPmn= 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)

**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)




## (6) During communication at same potential (simplified I<sup>2</sup>C mode)

(SDAr: N-ch open-drain output (EVDD tolerance) mode, SCLr: normal output mode)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCLr clock frequency	fsc∟				1000 Note	kHz
Hold time when SCLr = "L"	t∟ow		475			ns
Hold time when SCLr = "H"	tніgн		475			ns
Data setup time (reception)	tsu:dat		1/fмск + 85			ns
Data hold time (transmission)	thd:dat	$C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	0		305	ns

**Note**  $f_{CLK} \le f_{MCK}/4$  must also be satisfied.

### Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



## Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)



Caution Select the normal input buffer and N-ch open-drain output mode for the SDAr pin and normal output mode for the SCLr pin.

- **Remarks 1.** R<sub>b</sub> [Ω]: Communication line (SDAr) pull-up resistance, C<sub>b</sub> [F]: Communication line (SCLr, SDAr) load capacitance
  - **2.** r: IICr (r = 00, 01, 10, 11)
  - 3. fmck: Serial array unit operation clock frequency




# (7) During communication at same potential (simplified I<sup>2</sup>C mode) (SDAr and SCLr: N-ch open-drain output (EV<sub>DD</sub> tolerance) mode)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	fsc∟			400 Note	kHz
Hold time when SCLr = "L"	tLOW	$\label{eq:VDD} \begin{split} 4.0 \ V \leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} = 100 \ \text{pF}, \ R_{\text{b}} = 1.7 \ \text{k}\Omega \end{split}$	1300		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \\ C_{\text{b}} = 100 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$			
Hold time when SCLr = "H"	tніgн	$\label{eq:VDD} \begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, \\ C_{\text{b}} = 100 \; pF, \; R_{\text{b}} = 1.7 \; k\Omega \end{array}$	600		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \mbox{ V} \leq \mbox{V}_{\mbox{DD}} < 4.0 \mbox{ V}, \\ C_b = 100 \mbox{ pF}, \mbox{ R}_b = 2.7 \mbox{ k}\Omega \end{array}$			
Data setup time (reception)	tsu:dat	$\label{eq:VDD} \begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, \\ C_{\text{b}} = 100 \; p\text{F}, \; R_{\text{b}} = 1.7 \; k\Omega \end{array}$	1/fмск + 120		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \mbox{ V} \leq \mbox{V}_{\mbox{DD}} < 4.0 \mbox{ V}, \\ C_b = 100 \mbox{ pF}, \mbox{ R}_b = 2.7 \mbox{ k}\Omega \end{array}$	1/fмск + 270		ns
Data hold time (transmission)	thd:dat	$\label{eq:VDD} \begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, \\ C_{\text{b}} = 100 \; p\text{F}, \; R_{\text{b}} = 1.7 \; k\Omega \end{array}$	0	300	ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \mbox{ V} \leq \mbox{V}_{\mbox{DD}} < 4.0 \mbox{ V}, \\ C_b = 100 \mbox{ pF}, \mbox{ R}_b = 2.7 \mbox{ k}\Omega \end{array}$			

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

**Note**  $f_{CLK} \le f_{MCK}/4$  must also be satisfied.


## Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



## Caution Select the normal input buffer and N-ch open-drain output mode for the SDAr pin and SCLr pin.

- **Remarks 1.** R<sub>b</sub> [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub> [F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - **2.** r: IICr (r = 00, 01, 10, 11)
  - 3. fMCK: Serial array unit operation clock frequency





## Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)

**Remark** r: IICr (r = 00, 01, 10, 11)




## (8) Communication at different potential (UART mode) (TXD output buffer: N-ch open-drain, RXD input buffer: TTL)

Parameter	Symbol		Conditior	าร	MIN.	TYP.	MAX.	Unit
Transfer rate	er rate – Reception	Reception	$2.7~V \leq V_b \leq EV_{DD0},$				fмск/6	bps
			VIH = 2.2 V, VIL = 0.8 V	Theoretical value of the maximum transfer rate $^{Note}$ (C <sub>b</sub> = 30 pF)			5.3	Mbps
		Transmission	$\begin{array}{l} 2.7 \ V \leq V_b \leq EV_{DD0}, \\ V_{OH} = 2.2 \ V, \\ V_{OL} = 0.8 \ V \end{array}$				Smaller number of the values given by fмск/6 and expression 1 is applicable.	bps
				Theoretical value of the maximum transfer rate $^{Note}$ (C <sub>b</sub> = 30 pF) Normal slew rate			5.3	Mbps


#### $(T_A = -40 \text{ to } +105^{\circ}C, 4.0 \text{ V} \le EV_{DD0} = EV_{DD1} = V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS0} = EV_{SS1} = 0 \text{ V})$

Note Expression 1: Maximum transfer rate =  $1 / [\{ -C_b \times R_b \times l_n (1 - 2.2/V_b) \} \times 3]$ 

## UART mode connection diagram (during communication at different potential)







## UART mode bit width (during communication at different potential) (reference)

Caution Select the TTL input buffer for the RXD0 pin and RXD1 pin and N-ch open-drain output mode for the TXD0 pin and TXD1 pin.

- **Remarks 1.** R<sub>b</sub> [Ω]: Communication line (TXD) pull-up resistance, C<sub>b</sub> [F]: Communication line (TXD) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - 2. fmck: Serial array unit operation clock frequency



## (9) During communication at different potential (3-V supply system) (CSI mode) (master mode, SCKp ... internal clock output, normal slew rate)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	<b>t</b> ксү1	$2.7~V~\leq V_b \leq EV_{DD0},$	400 Note3			ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
SCKp high-level width	tĸн1	$2.7~V~\leq V_b \leq EV_{DD0},$	tксү1/2 - 75			ns
		$C_b$ = 30 pF, $R_b$ = 1.4 k $\Omega$				
SCKp low-level width	tĸ∟1	$2.7~V~\leq V_{b} \leq EV_{DD0},$	tксү1/2 <b>-</b> 20			ns
		$C_b$ = 30 pF, $R_b$ = 1.4 k $\Omega$				
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsik1	$2.7~V~\leq V_b \leq EV_{DD0},$	150			ns
		$C_b$ = 30 pF, $R_b$ = 1.4 k $\Omega$				
SIp setup time (to SCKp↓) <sup>Note 2</sup>	tsik1	$2.7~V~\leq V_b \leq EV_{DD0},$	70			ns
		$C_b$ = 30 pF, $R_b$ = 1.4 k $\Omega$				
SIp hold time (from SCKp <sup>↑</sup> ) Note 1	tksi1	$2.7~V~\leq V_b \leq EV_{DD0},$	30			ns
		$C_b$ = 30 pF, $R_b$ = 1.4 k $\Omega$				
SIp hold time (from SCKp↓) Note 2	tksi1	$2.7~V~\leq V_b \leq EV_{DD0},$	30			ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
Delay time from SCKp $\downarrow$ to SOp output <sup>Note1</sup>	tkso1	$2.7~V~\leq V_b \leq EV_{DD0},$			120	ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
Delay time from SCKp↑ to SOp output Note2	tkso1	$2.7~V~\leq V_b \leq EV_{DD0},$			40	ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				


 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 4.0 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**3.**  $t_{KCY1} \ge 4/f_{CLK}$  must also be satisfied.

## CSI mode connection diagram (during communication at different potential)




# Caution Select the TTL input buffer for the SIp pin and N-ch open-drain output mode for the SOp pin and SCKp pin.

- **Remarks 1.** R<sub>b</sub> [Ω]: Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub> [F]: Communication line (SOp, SCKp) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - **2.** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)
  - **3.** AC characteristics of the serial array unit during communication at different potential in CSI mode are measured with the VIH and VIL below:


When 4.0 V  $\leq$  EV\_{DD0}  $\leq$  5.5 V, 2.7 V  $\leq$  Vb  $\leq$  4.0 V: VIH = 2.2 V, VIL = 0.8 V





## CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)

CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn= 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)



**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)



## (10) During communication at different potential (3-V supply system) (CSI mode) (slave mode, SCKp ... external clock input, normal slew rate)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	<b>t</b> ксү2	$2.7~V \leq V_b \leq V_{DD}$	32 MHz < fмск	<b>18/</b> fмск			ns
			24 MHz < fмск ≤ 32 MHz	14/fмск			ns
			20 MHz < fмск ≤ 24 MHz	<b>12/</b> fмск			ns
			8 MHz < fмск ≤ 20 MHz	10/fмск			ns
			4 MHz < fмск ≤ 8 MHz	8/fмск			ns
			fмск ≤ 4 MHz	6/fмск			ns
SCKp high-level width, low-level width	tкн2, tк∟2	$2.7~V \leq V_b \leq V_{DD}$		tксү2/2 - 20			ns
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsık2			90			ns
SIp hold time (from SCKp↑) <sup>Note 2</sup>	tksi2			1/fмск + 50			ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	tkso2	$2.7~V \leq V_b \leq V_{DD},$	C <sub>b</sub> = 30 pF, R <sub>b</sub> = 1.4 kΩ			2/fмск + 120	ns
SSIp setup time	tssik	DAP = 0		120			ns
		DAP = 1		1/fмск + 120			ns
SSIp hold time	tĸssi	DAP = 0		1/fмск + 120			ns
		DAP = 1		120			ns


**Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. **2.** When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.

The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.






## CSI mode connection diagram (during communication at different potential)

## Caution Select the TTL input buffer for the SIp, SCKp and SSIp pins and N-ch open-drain output mode for the SOp pin.

- **Remarks 1.** R<sub>b</sub> [Ω]: Communication line (SOp) pull-up resistance, C<sub>b</sub> [F]: Communication line (SOp) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - **2.** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)
  - 3. AC characteristics of the serial array unit during communication at different potential in CSI mode are measured with the VIH and VIL below:


When 4.0 V  $\leq EV_{DD0} \leq 5.5$  V, 2.7 V  $\leq V_b \leq 4.0$  V: VIH = 2.2 V, VIL = 0.8 V





## CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)

CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn= 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)



**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

R01DS0446EJ0110 Rev.1.10 Jun 30, 2024




(11) During communication at different potential (3-V supply system) (simplified I<sup>2</sup>C mode)
 (SDAr: TTL input buffer mode or N-ch open-drain output (EVDD tolerance) mode, SCLr: N-ch open-drain output (EVDD tolerance) mode)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	fscL	$\begin{array}{l} 2.7 \; V \leq V_{b} \leq 4.0 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 1.4 \; k\Omega \end{array}$		400 Note	kHz
Hold time when SCLr = "L"	t∟ow	$\begin{array}{l} 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	1200		ns
Hold time when SCLr = "H"	tніgн	$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	600		ns
Data setup time (reception)	tsu:dat	$\begin{array}{l} 2.7 \; V \leq V_{b} \leq 4.0 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 1.4 \; k\Omega \end{array}$	135 + 1/fмск		ns
Data hold time (transmission)	thd:dat	$\begin{array}{l} 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 1.4 \; k\Omega \end{array}$	0	140	ns


 $(T_{A} = -40 \text{ to } +105^{\circ}\text{C}, 4.0 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

**Note**  $f_{SCL} \leq f_{MCK}/4$  must also be satisfied.

### Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



## Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



## Caution Select the TTL input buffer and the N-ch open-drain output mode for the SDAr pin and N-ch open-drain output mode for the SCLr pin.

- **Remarks 1.** R<sub>b</sub> [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub> [F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - 2. fmck: Serial array unit operation clock frequency



## 3.5.2 Serial Interface IICA


Parameter	Symbol	Conditions	Norma	al Mode	Fast	Mode	Fast Mo	de Plus	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscl	Fast mode plus: 10 MHz ≤ fcLĸ					0	1000	kHz
		Fast mode: 3.5 MHz ≤ fc∟κ			0	400			kHz
		Normal mode: 1 MHz ≤ fc∟к	0	100					kHz
Setup time of restart condition Note 1	tsu:sta		4.7		0.6		0.26		μs
Hold time	thd:STA		4.0		0.6		0.26		μs
Hold time when SCLA0 = "L"	tLOW		4.7		1.3		0.5		μs
Hold time when SCLA0 = "H"	tніgн		4.0		0.6		0.26		μs
Data setup time (reception)	tsu:dat		250		100		50		ns
Data hold time (transmission) Note 2	thd:dat		0	3.45	0	0.9	0		μs
Setup time of stop condition	tsu:sto		4.0		0.6		0.26		μs
Bus-free time	<b>t</b> BUF		4.7		1.3		0.5		μs

## $(T_{A} = -40 \text{ to } +105^{\circ}C, 2.7 \text{ V} \le EV_{DD0} = EV_{DD1} = V_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V})$

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

- **2.** The maximum value (MAX.) of the the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- **Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

### IICA serial transfer timing





## 3.5.3 On-chip Debug (UART)

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	-		115.2 k		1 M	bps

## 3.5.4 LIN/UART Module (RLIN3) UART Mode

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD}} = \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	-	Operation mode, HALT mode	LIN communication clock source (fcLk or fMx): 4 to 40 MHz			4000	kbps
		SNOOZE mode	LIN communication clock source (fcLk): 2 to 40 MHz			9.6	


### 3.5.5 CAN-FD Communication Interface (RS-CANFD lite) Timing

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Co	onditions	MIN.	TYP.	MAX.	Unit
Transfer rate	_	Classical CAN mode			1	Mbps	
		CAN-FD mode	Data bit rate			5	Mbps
		CAN-FD mode	Nominal bit rate			1	Mbps
Internal delay time Note	<b>t</b> NODE					50	ns

Note tNODE = Internal input delay time (tINPUT) + Internal output delay time (tOUTPUT)

#### Image of Internal delay





## 3.6 Analog Characteristics

### 3.6.1 A/D Converter Characteristics

### Classification of A/D converter characteristics

Reference Input channel	Reference voltage (+) = AV <sub>REFP</sub> Reference voltage (-) = AV <sub>REFM</sub>	Reference voltage (+) = V <sub>DD</sub> Reference voltage (-) = V <sub>SS</sub>
ANI0 to ANI5, ANI8 to ANI30	3.6.1 (1)	3.6.1 (2)
ANI6,ANI7	—	3.6.1 (2)
Internal reference voltage (+)	3.6.1 (1)	3.6.1 (2)

(1) When Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V, target ANI pin: ANI0 to ANI5, ANI8 to ANI30, Internal reference voltage (+).

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{AV}_{\text{REFP}}, \text{ Reference voltage (-)} = \text{AV}_{\text{REFM}} = 0 \text{ V})$  (1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				12	bit
Overall error Note 1	ABS	ANI0 to ANI5, ANI8 to ANI23 Note <sup>2</sup> , [ $4.5 V \le AV_{REFP} = V_{DD} \le 5.5 V$ ]			±5.0	LSB
		ANI0 to ANI5, ANI8 to ANI23 Note 2, $[2.7 V \le AV_{REFP} = V_{DD} < 4.5 V]$			±5.0	LSB
		ANI1, ANI2 Note 3, [4.5 V $\leq$ AV <sub>REFP</sub> = V <sub>DD</sub> $\leq$ 5.5 V] [0.25 V $\leq$ V <sub>AIN</sub> $\leq$ V <sub>DD</sub> - 0.25 V]			±6.0	LSB
		ANI1, ANI2 Note 3, [2.7 V $\leq$ AV <sub>REFP</sub> = V <sub>DD</sub> $<$ 4.5 V] [0.25 V $\leq$ V <sub>AIN</sub> $\leq$ V <sub>DD</sub> - 0.25 V]			±8.0	LSB
		ANI24 to ANI30, [ $4.5 V \le AV_{REFP} = V_{DD} \le 5.5 V$ ]			±11.0	LSB
		ANI24 to ANI30, [2.7 V $\leq$ AVREFP = VDD < 4.5 V]			±13.0	LSB
Integral linearity error Note 1	INL	ANI0 to ANI5, ANI8 to ANI23, [AVREFP = VDD]			±3.0	LSB
		ANI24 to ANI30, [AVREFP = VDD]			±7.0	LSB
Differential linearity error Note 1	DNL	ANI0 to ANI5, ANI8 to ANI23, [AVREFP = VDD]			±1.5	LSB
		ANI24 to ANI30, [AVREFP = VDD]			±3.5	LSB
Zero-scale error <sup>Note 1</sup>	ZSE	ANI0 to ANI5, ANI8 to ANI23 <sup>Note 2</sup> , [AV <sub>REFP</sub> = V <sub>DD</sub> ]			±4.5	LSB
		ANI24 to ANI30, [AVREFP = VDD]			±8.5	LSB
Full-scale error Note 1	FSE	ANI0 to ANI5, ANI8 to ANI23 Note 2, [AVREFP = VDD]			±4.5	LSB
		ANI24 to ANI30, [AVREFP = VDD]			±8.5	LSB

(Notes are at the end of this table.)



(2/2)

							(=)
Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Reference voltage (+)	AVREFP			2.7		Vdd	V
Analog input voltage	VAIN	AN	I0 to ANI5, ANI8 to ANI30	0		AVREFP	V
Internal reference voltage (+)	Vbgr	2.7	$V \leq V_{\text{DD}} \leq 5.5 ~V$	1.38	1.45	1.5	V
Analog input slew rate	SR					0.4	V/µs
Operation clock	fad			2		40	MHz
Conversion time Note 4	<b>t</b> CONV	AD	CLK = 40 MHz, input impedance ≤ 0.5 kΩ				
(per 1 channel)			ANI0 to ANI5, ANI8 to ANI15 Note 2	1.125			μs
			ANI16 to ANI30	1.8			μs
			ANI1, ANI2 Note 3	2.1			μs

**Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).

- 2. In case that dedicated sample & hold circuit is not used.
- 3. In case that dedicated sample & hold circuit is used.

**4.** The A/D conversion processing time (t<sub>CONV</sub>) consists of sampling time and time for conversion by successive approximation.



# (2) When Reference voltage (+) = V<sub>DD</sub>, Reference voltage (-) = V<sub>SS</sub>, target ANI pin: ANI0 to ANI30, Internal reference voltage (+).

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{\text{DD}} \ge 100 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{\text{DD}} \ge 100 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{\text{DD}} \ge 100 \text{ V}, \text{ Reference voltage (+)} = 100 \text{ C}, \text{ Reference voltage (+)} = 100 \text{ R}, \text{ R}, \text{ R}, \text{ R}, \text{ R}, \text{ R}, \text{ R},$
Reference voltage (-) = Vss)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				12	bit
Overall error Note 1	ABS	ANI0 to ANI23 <sup>Note 2</sup> , [4.5 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V]			±13.0	LSB
		ANI0 to ANI23 <sup>Note 2</sup> , [2.7 V $\leq$ V <sub>DD</sub> < 4.5 V]			±15.0	LSB
		ANI1, ANI2 Note 3, [4.5 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V], [0.25 V $\leq$ V <sub>AIN</sub> $\leq$ V <sub>DD</sub> - 0.25 V]			±14.0	LSB
		ANI1, ANI2 Note 3, [2.7 V $\leq$ V <sub>DD</sub> < 4.5 V], [0.25 V $\leq$ V <sub>AIN</sub> $\leq$ V <sub>DD</sub> - 0.25 V]			±16.0	LSB
		ANI24 to ANI30, [4.5 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V]			±19.0	LSB
		ANI24 to ANI30, [2.7 V $\leq$ V <sub>DD</sub> < 4.5 V]			±21.0	LSB
Integral linearity error Note 1	INL	ANI0 to ANI23			±7.0	LSB
		ANI24 to ANI30			±9.0	LSB
Differential linearity error Note 1	DNL	ANI0 to ANI23			±3.5	LSB
		ANI24 to ANI30			±5.5	LSB
Zero-scale error Note 1	ZSE	ANI0 to ANI23 Note 2			±14.5	LSB
		ANI24 to ANI30			±18.5	LSB
Full-scale error Note 1	FSE	ANI0 to ANI23 Note 2			±14.5	LSB
		ANI24 to ANI30			±18.5	LSB
Analog input voltage	Vain	ANI0 to ANI30	0		Vdd	V
Internal reference voltage (+)	Vbgr	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	1.38	1.45	1.5	V
Analog input slew rate	SR				0.4	V/µs
Operation clock	fad		2		40	MHz
Conversion time Note 4	<b>t</b> CONV	ADCLK = 40 MHz, input impedance $\leq 0.5 \text{ k}\Omega$				
(per 1 channel)		ANI0 to ANI15 Note 2	1.125			μs
		ANI16 to ANI30	1.8			μs
		ANI1, ANI2 Note 3	2.1			μs

**Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).

- 2. In case that dedicated sample & hold circuit is not used.
- 3. In case that dedicated sample & hold circuit is used.
- **4.** The A/D conversion processing time (t<sub>CONV</sub>) consists of sampling time and time for conversion by successive approximation.



## 3.6.2 D/A Converter Characteristics

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES					8	bit
Overall error	AINL	Rload = 4 M $\Omega$	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			±2.5	LSB
		Rload = 8 M $\Omega$	$2.7~V \leq V_{DD} \leq 5.5~V$			±2.5	LSB
Settling time	<b>t</b> SET	Cload = 20 pF	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			3	μs

#### $(T_{A} = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

## 3.6.3 Comparator Characteristics

### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input offset voltage	VIOCMP			±5	±40	mV
Input voltage range	VICMP		0		Vdd	V
Response time	tcr, tcr	Input amplitude ±100 mV		70	200	ns
Stabilization wait time during input channel switching Note 1	<b>t</b> wait	Input amplitude ±100 mV	300			ns
Operation stabilization wait time Note 2	tсмр	$3.3~\text{V} \leq \text{V}_{\text{DD}} \leq 5.5~\text{V}$	1			μs
		$2.7~V \leq V_{\text{DD}} < 3.3~V$	3			μs

Notes 1. Period of time from when the comparator input channel is switched until the comparator is switched to output.


**2.** Period of time from when the comparator operation is enabled (HCMPON bit in CMPCTL is set to 1) until the comparator satisfies the DC/AC characteristics.

### 3.6.4 POR Circuit Characteristics

#### (T<sub>A</sub> = -40 to +105°C, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage Note 1	VPOR	Power supply rise time	1.48	1.56	1.62	V
	VPDR	Power supply fall time	1.47	1.55	1.61	V
Minimum pulse width Note 2	Tpw		300			μs
Detection delay time	Tpd				350	μs

- **Notes 1.** This indicates the POR circuit characteristics, and normal operation is not guaranteed under the condition of less than lower limit operation voltage (2.7 V).
  - 2. Minimum time required for a POR reset when VDD exceeds below VPDR.





## 3.6.5 LVD Circuit Characteristics

## (1) LVD detection voltage of interrupt mode or reset mode

## (TA = -40 to +105°C, VPDR $\leq$ EVDD0 = EVDD1 = VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Pa	rameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage level	VLVD0	Power supply rise time	4.62	4.74	4.84	V
			Power supply fall time	4.52	4.64	4.74	V
		VLVD1	Power supply rise time	4.50	4.62	4.72	V
			Power supply fall time	4.40	4.52	4.62	V
		VLVD2	Power supply rise time	4.30	4.42	4.51	V
			Power supply fall time	4.21	4.32	4.41	V
		VLVD3	Power supply rise time	3.13	3.22	3.29	V
			Power supply fall time	3.07	3.15	3.22	V
		VLVD4	Power supply rise time	2.95	3.02	3.09	V
			Power supply fall time	2.89	2.96	3.02	V
		VLVD5	Power supply rise time	2.74	2.81	2.87	V
			Power supply fall time	2.68 Note	2.75	2.81	V
Minimum pulse widt	th	t∟w		300			μs
Detection delay time	e	tld				300	μs

**Note** The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when  $V_{DD} = 2.7$  V) is possible until a reset is effected at the power supply falling time.

#### (2) LVD detection voltage of interrupt and reset mode

#### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, V_{PDR} \le EV_{DD0} = EV_{DD1} = V_{DD} \le 5.5 \text{ V}, V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V})$

Parameter	Symbol	Co	onditions	MIN.	TYP.	MAX.	Unit
Interrupt and reset mode	VLVD5	VPOC2, VPOC1, VPOC0 = falling reset voltage: 2.75 V	VPOC2, VPOC1, VPOC0 = 0, 0, 1 <sup>Note 1</sup> , falling reset voltage: 2.75 V			2.81	V
	VLVD2	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.30	4.42	4.51	V
			Falling interrupt voltage	4.21	4.32	4.41	V
	VLVD5	VPOC2, VPOC1, VPOC0 =		2.68 Note 2	2.75	2.81	V
		falling reset voltage: 2.75 V					
	VLVD1	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.50	4.62	4.72	V
			Falling interrupt voltage	4.40	4.52	4.62	V
	VLVD5	VPOC2, VPOC1, VPOC0 =	= 0, 1, 1 <sup>Note 1</sup> ,	2.68 Note 2	2.75	2.81	V
		falling reset voltage: 2.75 V	,				
	Vlvd3	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	3.13	3.22	3.29	V
			Falling interrupt voltage	3.07	3.15	3.22	V
	VLVD0	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.62	4.74	4.84	V
			Falling interrupt voltage	4.52	4.64	4.74	V

Notes 1. These values indicate setting values of option bytes.

2. The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when V<sub>DD</sub> = 2.7 V) is possible until a reset is effected at the power supply falling time.



## 3.7 Power Supply Voltage Rising Time

(T<sub>A</sub> = -40 to +105°C, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Maximum power supply voltage rising slope	Svrmax	$0 \text{ V} \rightarrow \text{V}_{\text{DD}} (\text{VPOC2} = 0 \text{ or } 1^{\text{Note 2}})$			50 <sup>Note 3</sup>	V/ms
Minimum power supply voltage rising slope Note 1	Svrmin	$0 \text{ V} \rightarrow 2.7 \text{ V}$	6.5			V/ms

**Notes 1.** The minimum power supply voltage rising slope is applied only under the following condition. When the voltage detection (LVD) circuit is not used (VPOC2 = 1) and an external reset circuit is not used or when a reset is not effected until VDD = 2.7 V.

- 2. These values indicate setting values of option bytes.
- **3.** If the power supply drops below VPDR and a POR reset is effected, this specification is also applied when the power supply is recovered without dropping to 0 V.

## 3.8 Regulator Output Voltage Characteristics

### (T<sub>A</sub> = -40 to +105°C, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
REGC output voltage Note	Voregc	$C = 0.47$ to 1 $\mu$ F	2.0	2.1	2.2	V

**Note** Other than the following conditions are applicable.


- In STOP mode.
- When the high-speed system clock (f<sub>MX</sub>), the high-speed on-chip oscillator clock (f<sub>IH</sub>), and PLL clock (f<sub>PLL</sub>) are stopped during CPU operation with the subsystem/low-speed on-chip oscillator clock select clock (f<sub>SL</sub>).
- When the hifh-speed system clock (fMX), the high-speed on-chip oscillator clock (fIH), and PLL clock (fPLL) are stopped during the HALT mode when the CPU operation with the subsystem/low-speed on-chip oscillator clock select (fsL) has been set.

## 3.9 RAM Data Retention Characteristics

#### (T<sub>A</sub> = -40 to +105°C, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.47 <sup>Note</sup>		5.5	V

**Note** This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.





## 3.10 Flash Memory Programming Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fськ		2		40	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years T <sub>A</sub> = +85°C <sup>Note 4</sup>	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 20 years T <sub>A</sub> = +85°C <sup>Note 4</sup>	10,000			
		Retained for 5 years T <sub>A</sub> = +85°C <sup>Note 4</sup>	100,000			
Erase time	Terasa	Block erase	5			ms
Write time	Twrwa	1 word write	10			μs

**Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The starting point of the retaining years are after the erase.

- 2. When using flash memory programmer and Renesas Electronics self programming code.
- **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
- 4. The average temperature for data retention.

## (1) Code flash memory processing time

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD}} = \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$ 

Item		fclк = 2 MHz		fclк = 4 MHz		fclк = 8 MHz		fclк <b>= 16 MHz</b>		Unit
	Conditions	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	4 bytes	74.0	690.0	61.0	580.0	56.0	530.0	54.0	510.0	μs
Erasure time	1 KB	6.9	245.0	6.1	230.0	5.8	225.0	5.6	220.0	ms
Blank checking time	4 bytes	-	29.0	-	22.0	-	19.0	-	17.0	μs
	1 KB	Ι	800.0	_	405.0	_	245.0	Ι	145.0	μs
Internal verify time	4 bytes	Ι	350.0	_	175.0	_	90.0	Ι	45.0	μs
	1 KB	Ι	19.0	-	9.5	-	5.0	Ι	2.5	ms

Item		fclк = 20 MHz		fclк = 32 MHz		fclк = 40 MHz		Unit
	Conditions	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	4 bytes	54.0	510.0	53.0	500.0	53.0	500.0	μs
Erasure time	1 KB	5.6	220.0	5.5	220.0	5.5	220.0	ms
Blank checking time	4 bytes	-	17.0	-	16.0	-	16.0	μs
	1 KB	-	145.0	-	135.0	-	135.0	μs
Internal verify time	4 bytes	_	35.0	_	22.0	_	18.0	μs
	1 KB	_	2.0	_	1.2	_	1.0	ms

Caution The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.



## (2) Data flash memory processing time

( ,										
Item	_	fclк = 2 MHz		fськ =	fclк = 4 MHz		fclк = 8 MHz		fclк = 16 MHz	
	Conditions	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	1 byte	60.0	550.0	49.0	450.0	44.0	410.0	42.0	390.0	μs
Erasure time	1 KB	11.5	340.0	8.4	275.0	7.1	250.0	6.3	235.0	ms
Blank checking time	1 byte	-	29.0	-	22.0	-	19.0	-	17.0	μs
	1 KB	_	3.1	-	1.6	_	0.95	_	0.55	ms
Internal verify time	1 byte	-	350.0	-	175.0	-	90.0	-	45.0	μs
	1 KB	-	76.0	-	38.0	-	19.0	-	9.5	ms

#### (T<sub>A</sub> = -40 to +105°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Item		fclк = 20 MHz		fclк = 32 MHz		fclк = 40 MHz		Unit
	Conditions	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	1 byte	42.0	390.0	41.0	380.0	41.0	380.0	μs
Erasure time	1 KB	6.3	235.0	6.2	235.0	6.2	235.0	ms
Blank checking time	1 byte	-	17.0	-	16.0	-	16.0	μs
	1 KB	_	0.55	_	0.5	_	0.5	ms
Internal verify time	1 byte	-	35.0	-	22.0	-	18.0	μs
	1 KB	-	7.5	-	4.7	-	3.8	ms

Caution The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.

## 3.11 Dedicated Flash Memory Programmer Communication (UART)

## $(T_{A} = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	Ι	During serial programming	115.2 k		1 M	bps



## 3.12 Timing of Entry to Flash Memory Programming Modes

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V},$	$V_{SS} = EV_{SS0} = EV_{SS1} = 0 V$
--	--------------------------------------

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsυinit	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	ts∪	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	tно	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remarks 1.** tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
  - 2. tsu: Time to release the external reset after the TOOL0 pin is set to the low level
  - **3.** the: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)



## 4. ELECTRICAL SPECIFICATIONS (GRADE 4)

- Cautions 1. RL78/F23 and RL78/F24 have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  - 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
  - 3. The pins mounted depending on the product. For details, refer to 1.5 Pin Configurations and 2.1 Pin Function List.



## 4.1 Absolute Maximum Ratings

				(1/3)
Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1 = VDD	-0.5 to +6.5	V
	Vss		-0.5 to +0.3	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	Viregc	REGC	-0.3 to +2.8 and -0.3 to V <sub>DD</sub> +0.3 <sup>Note 1</sup>	V
Input voltage	VI1	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	-0.3 to EV <sub>DD0</sub> + 0.3 and -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 2</sup>	V
	V <sub>12</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105, P121 to P124, P137, RESET	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 2</sup>	V
Output voltage	Vo1	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	-0.3 to EV <sub>DD0</sub> + 0.3 and -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 2</sup>	V
	Vo2	P33, P34, P80 to P87, P90 to P97, P100 to P105	-0.3 to Vdd + 0.3	V
Analog input voltage	Vaii	ANI24 to ANI30	-0.3 to $EV_{DD0}$ + 0.3 and -0.3 to $AV_{REF(+)}$ + 0.3 Notes 2, 3	V
	Vai2	ANI0 to ANI23	-0.3 to V <sub>DD</sub> + 0.3 and -0.3 to AV <sub>REF(+)</sub> + 0.3 <sup>Notes 2, 3</sup>	V

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
  - 2. Must be 6.5 V or lower.
  - 3. For pins to be used in A/D conversion, the voltage should not exceed the value AVREF(+) + 0.3.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(2/3)

Parameter	Symbol		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	-40	mA
		Total of all pins -170 mA	P01, P02, P40 to P47, P120, P125 to P127, P150 to P153	-70	mA
			P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157	-100	mA
	Іон2	Per pin	P33, P34, P80 to P87, P90 to P97, P100 to P105	-0.5	mA
		Total of all pins		-2	mA
Output current, low	Iol1	Per pin	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	40	mA
		Total of all pins 170 mA	P01, P02, P40 to P47, P120, P125 to P127, P150 to P153	70	mA
			P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157	100	mA
	IOL2	Per pin	P33, P34, P80 to P87, P90 to P97, P100 to P105	1	mA
		Total of all pins		5	mA

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(3/3)

	1	1			(3/
Parameter	Symbol		Conditions	Ratings	Unit
Positive injected current $(V_I > V_{DD})^{Note}$	Iinjp	Per pin	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	5	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	2	mA
Negative injected In current (VI < VSS) Note		Per pin	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	-5	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	-0.5	mA
Sum of all positive injected currents <sup>Note</sup>	ΣIinjp	Total of all pins	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	40	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	10	mA
Sum of all negative injected currents <sup>Note</sup>	ΣΙινιν	Total of all pins	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	-40	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	-2	mA
Total of all injected currents <sup>Note</sup>	Σ Ιινιβ  + Σ Ινιμ	Total of all pins	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	40	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	10	mA
Operating ambient	TA	In normal operati	ion mode	-40 to +125	°C
temperature		In flash memory programming mode			
Storage temperature	Tstg			-65 to +150	°C

**Note** Conditions:  $2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}$ ,  $\text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V}$ 

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remarks 1**. Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
  - 2.  $V_1$ : This is the input voltage level to the port pins.



## 4.2 Oscillator Characteristics

### 4.2.1 Main System Clock Oscillator Characteristics

#### $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD}} = \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator/ Crystal resonator	V <sub>SS</sub> X1 X2 Rd C1 C2 777	X1 clock oscillation frequency (fx)	$2.7~V \leq V_{DD} \leq 5.5~V$	2.0		20.0	MHz

## Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. Customers are requested to consult the resonator manufacturer to select an appropriate resonator and to determine the proper oscillation constant. Customers are also requested to adequately evaluate the oscillation on their system. Determine the X1 clock oscillation stabilization time using the oscillation stabilization time of the oscillation stabilization time counter status register (OSTC) and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.



## 4.2.2 On-chip Oscillator Characteristics

## $(T_{A} = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Oscillators	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Note	fін		2		80	MHz
High-speed on-chip oscillator clock frequency accuracy	-		-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fi∟, fwdt			15		kHz
Low-speed on-chip oscillator clock frequency accuracy	-		-15		+15	%

**Note** High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H/040C2H) and bits 0 to 2 of the HOCODIV register.



## 4.2.3 Subsystem Clock Oscillator Characteristics

 $(T_{A} = -40 \text{ to } +125^{\circ}C, 2.7 \text{ V} \le EV_{DD0} = EV_{DD1} = V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS0} = EV_{SS1} = 0 \text{ V})$ 

Resonator	Recommended Circuit	Item	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	Vss XT1 XT2 Rd C3 C4 777	XT1 clock oscillation frequency (fxr)	$2.7~V \leq V_{DD} \leq 5.5~V$	29.0	32.768	35.0	kHz

Cautions 1. When using the XT1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. The XT1 oscillator is designed as a low-amplitude circuit for reducing power consumption and thus required to be adequately evaluated on the system. Customers are requested to consult the resonator manufacturer to select an appropriate resonator and to determine the proper oscillation constant.



## 4.2.4 PLL Circuit Characteristics

Resonator	Symbol	Cond	litions	MIN.	TYP.	MAX.	Unit
PLL input enable	fplli	fmain: 4.0 MHz	FMAINDIV[1:0] = 00B	3.92	4.0	4.08	MHz
clock frequency Note 1		fmain: 8.0 MHz	FMAINDIV[1:0] = 00B	7.84	8.0	8.16	MHz
		fmain: 16.0 MHz	FMAINDIV[1:0] = 10B	7.84	8.0	8.16	MHz
		fmain: 20.0 MHz	FMAINDIV[1:0] = 11B	4.90	5.0	5.10	MHz
PLL output frequency (center	fpll	fmain: 20 MHz, PLLMULA=0, PLLMUL=1	PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 0		fplli × 16/2		MHz
value)			PLLDIV0 = 0, FPLLDIV = 1, PLLDIV1 = 1		MHz		
		fmain: 4 MHz, PLLMULA=1, PLLMUL=1	PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 0		fplli × 20/2		MHz
			PLLDIV0 = 0, FPLLDIV = 1, PLLDIV1 = 1		MHz		
		fmain: 8 MHz or 16 MHz, PLLMULA = 0, PLLMUL = 0	PLLDIV0 = 1, FPLLDIV = 0, PLLDIV1 = 0	fрш × 12			MHz
			PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 1		fplli × 12/2		MHz
		fmain: 8 MHz or 16 MHz, PLLMULA = 0, PLLMUL = 1	PLLDIV0 = 1, FPLLDIV = 0, PLLDIV1 = 0		MHz		
			PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 1		fplli × 16/2		MHz
		f <sub>MAIN</sub> : 8 MHz or 16 MHz, PLLMULA = 1, PLLMUL = 0	PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 0		fplli × 10/2		MHz
			PLLDIV0 = 0, FPLLDIV = 1, PLLDIV1 = 1	fplli × 10			MHz
Long-term jitter Note 2	t∟j	term = 1 µs		-1		+1	ns
		term = 10 µs		-1		+1	ns
		term = 20 μs	-2		+2	ns	

 $(T_{A} = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

**Notes 1.** If the high-speed on-chip oscillator clock is to be selected as the PLL input clock, the minimum and maximum values will reflect the range of accuracy of the oscillation frequency by the high-speed on-chip oscillator clock.

2. Guaranteed by design, but not tested before shipment.

**Remark** fMAIN : Main system clock frequency.



(1/6)

## 4.3 DC Characteristics

## 4.3.1 Pin Characteristics

For the relationship between the port pins shown in the following tables and the products, refer to 2. PIN FUNCTIONS.

Items	Symbol	Conditio	ons	MIN.	TYP.	MAX.	Unit
Output current, high Note 1	Іон1	Per pin for P00 to P03, P10	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			-5.0	mA
		to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			-3.0	mA
		Per pin for P10, P12, P14,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			-0.6	mA
		P30, P120, P140 (special slew rate)	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} < 4.0~\text{V}$			-0.2	mA
		Total of P01, P02, P40 to	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			-20.0	mA
	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			-10.0	mA	
		P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			-30.0	mA
			$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			-19.0	mA
		Total of all pins	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			-42.0	mA
		(for duty factors $\leq$ 70% <sup>Note 2</sup> )	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			-29.0	mA
	Іон2	Per pin for P33, P34, P80 to P87, P90 to P97, P100 to P105	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			-0.1	mA
	Total of all pins (for duty factors $\leq 70^{\circ}$	Total of all pins (for duty factors $\leq$ 70% <sup>Note 2</sup> )	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			-2.0	mA

1	(T₄ = _/0 to ±125°C		w = Vpp < 5 5 V V	$V_{SS} = EV_{SS0} = EV_{SS1} = 0 V$
		, 4.7 V 2 EVUDU - EVUL		$v_{33} - Lv_{330} - Lv_{331} - Uv_{j}$

**Notes 1.** Value of current at which the device operation is guaranteed even if the current flows from pins EVDD0, EVDD1 and VDD to an output pin.

- 2. These output current values are obtained under the condition that the duty factor is no greater than 70%. The output current values when the duty factor is changed to a value greater than 70% can be calculated from the following expression (when the duty factor is changed to n%).
  - Total output current of pins (IOH  $\times$  0.7) / (n  $\times$  0.01)

<Example> Where n = 80% and Iон = -10.0 mA

Total output current of pins =  $(-10.0 \times 0.7) / (80 \times 0.01) \approx -8.7 \text{ mA}$ 

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

### Caution P10 to P17, P32, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.



Items	Symbol	Conditio	ons	MIN.	TYP.	MAX.	Unit
Output current, low Note 1	IOL1	Per pin for P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V \\ \\ 2.7 \ V \leq EV_{DD0} < 4.0 \ V \end{array}$			8.5 4.0	mA mA
		Per pin for P10, P12, P14, P30, P120, P140 (special slew rate)				0.59 0.07	mA mA
		Total of P01, P02, P40 to P47, P120, P125 to P127, P150 to P153 (for duty factors $\leq$ 70% <sup>Note 2</sup> )	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V \\ \\ 2.7 \ V \leq EV_{DD0} < 4.0 \ V \end{array}$			20.0 15.0	mA mA
		Total of P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157 (for duty factors $\leq$ 70% <sup>Note 2</sup> )	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$ $2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			45.0 35.0	mA mA
		Total of all pins (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$ $2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			65.0 50.0	mA mA
	Iol2	Per pin for P33, P34, P80 to P87, P90 to P97, P100 to P105	$2.7~V \leq V_{DD} \leq 5.5~V$			0.4	mA
		Total of all pins (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$2.7~V \leq V_{DD} \leq 5.5~V$			5.0	mA



**Notes 1.** Value of current at which the device operation is guaranteed even if the current flows to the EV<sub>SS0</sub>, EV<sub>SS1</sub> and V<sub>SS</sub> pins from an output pin.

- 2. These output current values are obtained under the condition that the duty factor is no greater than 70%. The output current values when the duty factor is changed to a value greater than 70% can be calculated from the following expression (when the duty factor is changed to n%).
  - Total output current of pins  $(I_{OL} \times 0.7)/(n \times 0.01)$ 
    - <Example> Where n = 80% and IoL = 10.0 mA

Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.



Items	Symbol	Conditio	ons	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P00 to P03, P10 to P17, P30	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	0.65 EVDD0		EVDD0 Note	V
		to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157 (Schmitt 1 mode)	$2.7~V \leq EV_{DD0} < 4.0~V$	0.7 EVddo		EV <sub>DD0</sub> Note	V
	VIH2	P10, P11, P13, P14, P16,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	0.8 EVDD0		$EV_{DD0}^{Note}$	V
		P17, P30, P41, P43, P50, P52 to P54, P60 to P63, P70, P71, P73, P75 to P77, P107, P120, P125, P150, P152, P153 (Schmitt 3 mode)	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	0.85 EV <sub>DD0</sub>		EV <sub>DD0</sub> Note	V
	Vінз	P10, P11, P13, P14, P16,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	2.2		EV <sub>DD0</sub> Note	V
		P17, P30, P54, P62, P63, P70, P71, P73, P125 (TTL mode)	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	2.0		EV <sub>DD0</sub> Note	V
	VIH4	P33, P34, P80 to P87, P90 to	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0.8 Vdd		Vdd	V
		P97, P100 to P105, P137 (fixed to Schmitt 3 mode)	$2.7~\text{V} \leq \text{V}_\text{DD} < 4.0~\text{V}$	0.85 Vdd		Vdd	V
	Vih5	RESET	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0.65 Vdd		Vdd	V
		(fixed to Schmitt 1 mode)	$2.7~V \leq V_{\text{DD}} < 4.0~V$	0.7 Vdd		Vdd	V
	VIH6	P121 to P124, EXCLK,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0.8 Vdd		Vdd	V
		EXCLKS (fixed to Schmitt 2 mode)	$2.7~\text{V} \leq \text{V}_{\text{DD}} < 4.0~\text{V}$	0.8 Vdd		Vdd	V

## $(T_A = -40 \text{ to } +125^{\circ}C, 2.7 \text{ V} \le EV_{DD0} = EV_{DD1} = V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS0} = EV_{SS1} = 0 \text{ V})$



Note The maximum value of V<sub>IH</sub> of the pins P10 to P17, P32, P60 to P63, P70 to P72, and P120 is EV<sub>DD0</sub>, even in N-ch open-drain mode.



Items	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Input voltage, low	VIL1	P00 to P03, P10 to P17, P30	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	0		0.35 EVDD0	V
		to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157 (Schmitt 1 mode)	$2.7~V \leq EV_{DD0} < 4.0~V$	0		0.3 EVddo	V
	VIL2	P10, P11, P13, P14, P16, P17,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	0		0.5 EVDD0	V
		P30, P41, P43, P50, P52 to P54, P60 to P63, P70, P71, P73, P75 to P77, P107, P120, P125, P150, P152, P153 (Schmitt 3 mode)	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	0		0.4 EV <sub>DD0</sub>	V
	VIL3	P10, P11, P13, P14, P16, P17,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	0		0.8	V
		P30, P54, P62, P63, P70, P71, P73, P125 (TTL mode)	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	0		0.5	V
	VIL4	P33, P34, P80 to P87, P90 to	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0		0.5 Vdd	V
		P97, P100 to P105, P137 (fixed to Schmitt 3 mode)	$2.7~V \leq V_{\text{DD}} < 4.0~V$	0		0.4 Vdd	V
	VIL5	RESET	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0		0.35 Vdd	V
		(fixed to Schmitt 1 mode)	$2.7~\text{V} \leq \text{V}_{\text{DD}} < 4.0~\text{V}$	0		0.3 Vdd	V
	VIL6		$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0		0.2 Vdd	V
			$2.7~\text{V} \leq \text{V}_{\text{DD}} < 4.0~\text{V}$	0		0.2 Vdd	V

## $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$





Items	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ I_{\text{OH1}} = -5.0 \ \text{mA} \end{array}$	EV <sub>DD0</sub> - 0.9			V
		P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate)	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOH1 = -3.0 mA	EV <sub>DD0</sub> - 0.7			V
			$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ Іон1 = -1.0 mA	EV <sub>DD0</sub> - 0.5			V
	Vон2	P33, P34, P80 to P87, P90 to P97, P100 to P105	2.7 V $\leq$ V dd $\leq$ 5.5 V Іон2 = -100 $\mu$ A	Vdd - 0.5			V
	Vонз	P10, P12, P14, P30, P120, P140	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OH3}} = -0.6 \ \text{mA} \end{array}$	EV <sub>DD0</sub> - 0.8			V
		(special slew rate)	$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OH3}} = -0.2 \ \text{mA} \end{array}$	EV <sub>DD0</sub> - 0.5			V
Output voltage, low	Vol1	to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \label{eq:DD1}$			0.7	V
			$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 4.0 \ mA \end{array} \end{array} \label{eq:eq:electropy}$			0.4	V
			$\begin{array}{l} 2.7 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ I_{\text{OL1}} = 4.0 \ \text{mA} \end{array}$			0.7	V
		(normal slew rate)	$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 1.5 \ mA \end{array} \end{array} \label{eq:DD1}$			0.4	V
	Vol2	P33, P34, P80 to P87, P90 to P97, P100 to P105	$\begin{array}{l} 2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V} \\ I_{\text{OL2}} = 400 \ \mu\text{A} \end{array}$			0.4	V
	Vol3	P10, P12, P14, P30, P120, P140	$\begin{array}{l} 4.0 \ \text{V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{IOL3} = 0.6 \ \text{mA} \end{array}$			0.8	V
		(special slew rate)	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $I_{\text{OL3}} = 0.07 \text{ mA}$			0.5	V

## $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$



Caution P10 to P17, P32, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.



Items	Symbol	Conditic	ons		MIN.	TYP.	MAX.	Unit
Input leakage current, high	ILIH1	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	VI = EVDD0				1	μA
	ILIH2	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137, RESET	VI = VDD				1	μA
	Ілнз	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	Vi = Vdd	In input port or external clock input			1	μA
				In resonator connection			10	μA
Input leakage current, low	ILIL1	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	VI = EVsso				-1	μA
	ILIL2	P33, P34, P80 to P87, P90 to P97, P100 to P105, P137, RESET	Vi = Vss				-1	μA
	Ilili	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	VI = Vss	In input port or external clock input			-1	μA
				In resonator connection			-10	μA
Positive injected	INJPRMS	P00 to P03, P10 to P17, P30 to P32,	Per pin, V	/i > EVDD0			0.4	mA
Current <sup>Notes 1, 4</sup>		P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	Total of all pins, VI > EVDD0				4	mA
		P70 to P74, P80, P83 to P87 Note 2,	Per pin, V	Vi > Vdd			0.15	mA
		P90 to P97, P100 to P105, P120, P125	Total of a	Total of all pins, VI > VDD			1	mA
		P81 to P84 Note 3	Total of all pins, VI > VDD				0.15	mA
On-chip pull-up resistance	Ru	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	VI = EV <sub>SS0</sub> , in input port		10	20	100	kΩ

## $(T_A = -40 \text{ to } +125^{\circ}C, 2.7 \text{ V} \le EV_{DD0} = EV_{DD1} = V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS0} = EV_{SS1} = 0 \text{ V})$



Notes 1. These specifications are not tested on sorting and are specified based on the device characterization.

- 2. For RL78/F24 product: P80, P86, P87
- **3.** For RL78/F23 product: P81, P82
- **4.** For RL78/F24 product, P85/ANI07/IVREF0 does not guarantee the electrical characteristics when a positive injection current is generated even if it is within the above specifications.

## Caution P10 to P17, P32, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
  - $\label{eq:constraint} \textbf{2. Vi:} This is the input voltage level to the port pins.$



## 4.3.2 Supply Current Characteristics

## (1) RL78/F24

## $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

1	4	121
		12)

Items	Symbol			Condition	าร		MIN.	TYP.	MAX.	Unit
Supply current	Idd1	Operating mode	Normal operation	High-speed on- chip oscillator	fін = 80 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 4		10.8	20.0	mA
Note 1			Note 2	clock operation	fн = 40 MHz	fclk = fih Notes 3, 4		10.1	18.3	mA
					fін = 2 MHz	fclk = fih Notes 3, 4		1.7	3.4	mA
				Resonator	fмх = 20 MHz	$f_{CLK} = f_{MX} Notes 3, 5$		5.6	10.3	mA
				Resonator	fмx = 2 MHz	$f_{\text{CLK}} = f_{\text{MX}} \text{ Notes 3, 5}$		1.5	3.1	mA
					f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	$f_{CLK} = 40 \text{ MHz}$ Notes 3, 6		10.6	20.0	mA
				(PLL operation) (PLL input clock	f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		10.2	18.3	mA
				= fmx)	f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		9.9	17.8	mA
				Subsystem clock operation	fsuв = 32.768 kHz	$f_{CLK} = f_{SUB} Note 7$		7.6	500	μA
				Low-speed on- chip oscillator clock operation	f⊩ = 15 kHz	$f_{CLK} = f_{IL}^{Note 8}$		4.2	500	μΑ

- **Notes 1.** Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, Vss, or EVss0. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.
  - 2. Current drawn when all the CPU instructions are executed.
  - **3.** The values below the MAX. column include the peripheral operation current (except for background operation (BGO)). However, the LVD circuit, A/D converter, D/A converter, and comparator are stopped.
  - 4. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
  - 5. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - 6. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - 7. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator are stopped, and with setting of ADSLP = 1.
  - **8.** When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.
- Remarks 1. fmx: High-speed system clock frequency
  - 2. fsub: Subsystem clock frequency
  - **3.** fPLL: PLL clock frequency
  - 4. fin: High-speed on-chip oscillator clock frequency
  - **5.** fil: Low-speed on-chip oscillator clock frequency
  - 6. fcLK: CPU/peripheral hardware clock frequency



Items	Symbol	Conditions				MIN.	TYP.	MAX.	Unit
Supply current Notes 1, 3	IDD2	HALT mode <sup>Note 2</sup>	High-speed on-chip oscillator clock	fін = 80 MHz	fclk = 40 MHz Note 5		3.4	12.0	mA
			operation	fін = 40 MHz	$f_{CLK} = f_{IH} Note 5$		2.8	10.5	mA
				fін = 2 MHz	fclk = fih Note 5		0.5	2.0	mA
			Resonator operation	fмх = 20 MHz	$f_{CLK} = f_{MX} Note 6$		1.5	6.5	mA
				fмх = 2 MHz	$f_{CLK} = f_{MX} Note 6$		0.3	2.0	mA
			Resonator operation (PLL operation) (PLL input clock = f <sub>MX</sub> )	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	fclk = 40 MHz Note 7		3.2	12.0	mA
				f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	fclk = 40 MHz Note 7		2.9	10.5	mA
				f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	fclк = 40 MHz Note 7		2.6	10.0	mA
			Subsystem clock operation	fsuв = 32.768 kHz	fclk = fsub Note 8		0.8	300	μA
			Low-speed on-chip oscillator clock operation	fı∟ = 15 kHz	$f_{CLK} = f_{IL} Note 9$		0.8	300	μA
	Гооз	STOP mode Note 4	T <sub>A</sub> = +25°C				0.6		μA
			$T_A = +50^{\circ}C$					10	-
			$T_{A} = +70^{\circ}C$					25	
			T <sub>A</sub> = +105°C					115	
			T <sub>A</sub> = +125°C					270	
	Isnoz	SNOOZE mode	DTC operation				7.0		mA

#### $(T_A = -40 \text{ to } +125^{\circ}C, 2.7 \text{ V} \le EV_{DD0} = EV_{DD1} = V_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V})$



- **Notes 1.** Total current flowing into V<sub>DD</sub> and EV<sub>DD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub>, Vss, or EVss<sub>0</sub>. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.
  - 2. When HALT mode is entered during fetch from the flash memory.
  - **3.** The values below the MAX. column include the peripheral operation current and STOP leakage current. However, the watchdog timer, LVD circuit, A/D converter, D/A converter, and comparator are stopped.
  - 4. When high-speed system clock, subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - 5. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
  - 6. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - 7. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.
  - **9.** When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.
- Remarks 1. fmx: High-speed system clock frequency
  - 2. fsub: Subsystem clock frequency
  - 3. fPLL: PLL clock frequency
  - 4. fin: High-speed on-chip oscillator clock frequency
  - 5. fil: Low-speed on-chip oscillator clock frequency
  - 6. fclk: CPU/peripheral hardware clock frequency



Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
Window watchdog timer operating current	WDT Notes 1, 2	fwot = 15 kHz			0.3		μA
A/D converter operating current	ADC Note 3	When conversion at maximum speedAVREFP = VDD = 5.0 V			1.3	1.7	mA
		When internal reference		75.0		μA	
AVREFP current	ADREF Note 7	AV <sub>REFP</sub> = 5.0 V		65.0		μA	
Sample-and-hold circuit operating current	ADSH Note 8				0.8	1.2	mA
LVD operating current	LVD Note 4				0.08		μA
D/A converter operating current	Idac				0.8	1.5	mA
Comparator operating current	Ісмр				50.0		μA
BGO operating current	BGO Note 6				2.5	12.2	mA

ſ	Γ <sub>A</sub> = -40 to +125°C.	. 2.7 V ≤ EVDD0 =	= EVDD1 = VDD ≤	5.5 V. Vss = E	Vsso = EVss1 = 0 V)
•					

Notes 1. When the high-speed on-chip oscillator clock and high-speed system clock are stopped.

- **2.** Current flowing only to the watchdog timer (including the operation current of the 15 kHz on-chip oscillator). The current value is the sum of IDD1, IDD2, or IDD3 and IWDT when the watchdog timer operates in STOP mode.
- **3.** Current flowing only to the A/D converter. The current value is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in operation mode or HALT mode.
- **4.** Current flowing only to the LVD circuit. The current value is the sum of IDD1, IDD2, or IDD3 and ILVD when the LVD circuit operates in operation mode, HALT mode, or STOP mode.
- **5.** Operating current that increases when the internal reference voltage is selected. This current flows even when conversion is stopped.
- 6. Current increased by the BGO operation. The current value is the sum of IDD1 or IDD2 and IBGO when the BGO operates in operation mode or HALT mode.
- **7.** Operating current that increases when the AV<sub>REFP</sub> is selected. This current flows even when conversion is stopped.
- **8.** Operating current that increases when the sample-and-hold circuit is used. This current flows for each analog input channel.



#### (2) RL78/F23

#### $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

(1/2)

Items	Symbol			Condition	IS		MIN.	TYP.	MAX.	Unit
Supply current	IDD1	Operating mode	lg Normal operation	High-speed on- chip oscillator	fін = 80 MHz	fclk = 40 MHz Notes 3, 4		9.7	17.0	mA
Note 1			Note 2	clock operation	fін = 40 MHz	fclk = fih Notes 3, 4		9.0	15.5	mA
					fıн = 2 MHz	fclk = fih Notes 3, 4		1.6	3.0	mA
				Resonator	fмх = 20 MHz	$f_{CLK} = f_{MX} Notes 3, 5$		5.0	9.0	mA
	Reson	operation	fмx = 2 MHz	$f_{CLK} = f_{MX} Notes 3, 5$		1.4	2.8	mA		
		Resonator operation	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	fclk = 40 MHz Notes 3, 6		9.2	17.0	mA		
		(PLL operation) (PLL input clock	f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	fclk = 40 MHz Notes 3, 6		9.0	15.5	mA		
				= f <sub>MX</sub> )	f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	fclk = 40 MHz Notes 3, 6		8.6	15.0	mA
				Subsystem clock operation	fsuв = 32.768 kHz	fclk = fsub Note 7		6.5	200	μΑ
				Low-speed on- chip oscillator clock operation	fı∟ = 15 kHz	fclk = fil Note 8		3.3	200	μA

**Notes 1.** Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, Vss, or EVss0. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.

- 2. Current drawn when all the CPU instructions are executed.
- **3.** The values below the MAX. column include the peripheral operation current (except for background operation (BGO)). However, the LVD circuit and A/D converter are stopped.
- **4.** When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
- 5. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
- 6. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
- 7. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator are stopped, and with setting of ADSLP = 1.
- **8.** When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.
- Remarks 1. fmx: High-speed system clock frequency
  - 2. fsub: Subsystem clock frequency
  - 3. fPLL: PLL clock frequency
  - 4. fin: High-speed on-chip oscillator clock frequency
  - **5.** fil: Low-speed on-chip oscillator clock frequency
  - 6. fcLK: CPU/peripheral hardware clock frequency



Items	Symbol		Conditions	;		MIN.	TYP.	MAX.	Unit
Supply current	IDD2	HALT mode Note 2	High-speed on-chip oscillator clock	fін = 80 MHz	fclk = 40 MHz Note 5		3.4	11.0	mA
Notes 1, 3			operation	fін = 40 MHz	fclk = fih Note 5		2.8	9.5	mA
				fін = 2 MHz	fclk = fih Note 5		0.5	1.6	mA
			Resonator operation	fмх = 20 MHz	fclk = fmx Note 6		1.5	5.5	mA
				fмx = 2 MHz	fclk = fmx Note 6		0.3	1.6	mA
			Resonator operation (PLL operation)	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz Note 7		3.1	11.0	mA
	(PLL input clock = f <sub>MX</sub> )	f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz Note 7		2.8	9.5	mA		
				f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	fclk = 40 MHz Note 7		2.5	9.0	mA
			Subsystem clock operation	fsuв = 32.768 kHz	fclk = fsub Note 8		0.7	125	μA
		Low-speed on-chip oscillator clock operation	fı∟ = 15 kHz	$f_{CLK} = f_{IL} Note 9$		0.7	125	μA	
	IDD3	STOP mode Note 4	T <sub>A</sub> = +25°C				0.5		μA
			T <sub>A</sub> = +50°C					4.5	
			T <sub>A</sub> = +70°C T <sub>A</sub> = +105°C					9.0	
								51	
			T <sub>A</sub> = +125°C					110	
	Isnoz	SNOOZE mode	DTC operation				6.0		mA

#### $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$



**Notes 1.** Total current flowing into V<sub>DD</sub> and EV<sub>DD0</sub>, including the input leakage current flowing when the level of the input pin is fixed to V<sub>DD</sub>, EV<sub>DD0</sub>, Vss, or EVsso. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.

- 2. When HALT mode is entered during fetch from the flash memory.
- **3.** The values below the MAX. column include the peripheral operation current and STOP leakage current. However, the watchdog timer, LVD circuit, and A/D converter are stopped.
- **4.** When high-speed system clock, subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
- 5. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
- 6. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
- 7. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
- **8.** When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.
- **9.** When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.
- Remarks 1. fmx: High-speed system clock frequency
  - 2. fsub: Subsystem clock frequency
  - **3.** fPLL: PLL clock frequency
  - 4. fin: High-speed on-chip oscillator clock frequency
  - 5. fill: Low-speed on-chip oscillator clock frequency
  - 6. fcLK: CPU/peripheral hardware clock frequency



Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Window watchdog timer operating current	WDT Notes 1, 2	fwdt = 15 kHz			0.3		μA
A/D converter operating current	ADC Note 3	Vhen conversion at maximum speedAVREFP = VDD = 5.0 V			1.3	1.7	mA
		When internal reference	Vhen internal reference voltage is selected Note 5				μA
AVREFP current	ADREF Note 7	AV <sub>REFP</sub> = 5.0 V			65.0		μA
Sample-and-hold circuit operating current	ADSH Note 8				0.8	1.2	mA
LVD operating current	LVD Note 4				0.08		μA
BGO operating current	BGO Note 6				2.5	12.2	mA

(	T <sub>A</sub> = -40 to +125°C	$2.7 V \leq EV_{DD0} = EV_{DD0}$	$1 = V_{DD} \le 5.5 V. V_{SS} =$	$= EV_{SS0} = EV_{SS1} = 0 V$
	14 4010 120 0	,		

Notes 1. When the high-speed on-chip oscillator clock and high-speed system clock are stopped.

- **2.** Current flowing only to the watchdog timer (including the operation current of the 15 kHz on-chip oscillator). The current value is the sum of IDD1, IDD2, or IDD3 and IWDT when the watchdog timer operates in STOP mode.
- **3.** Current flowing only to the A/D converter. The current value is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in operation mode or HALT mode.
- **4.** Current flowing only to the LVD circuit. The current value is the sum of IDD1, IDD2, or IDD3 and ILVD when the LVD circuit operates in operation mode, HALT mode, or STOP mode.
- **5.** Operating current that increases when the internal reference voltage is selected. This current flows even when conversion is stopped.
- 6. Current increased by the BGO operation. The current value is the sum of IDD1 or IDD2 and IBGO when the BGO operates in operation mode or HALT mode.
- **7.** Operating current that increases when the AV<sub>REFP</sub> is selected. This current flows even when conversion is stopped.
- **8.** Operating current that increases when the sample-and-hold circuit is used. This current flows for each analog input channel.



### 4.4 AC Characteristics

### 4.4.1 Basic Operation

Parameter	Symbol	Conc	litions	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсү	High-speed on-chip osci	0.025		0.5	μs	
instruction execution time)		High-speed system clock	0.05		0.5	μs	
		PLL clock operation	0.025		0.5	μs	
		Subsystem clock operati	28.5	30.5	34.5	μs	
		Low-speed on-chip oscil	ator clock operation		66.6		μs
		In self programming mod	le	0.025		0.5	μs
CPU/peripheral hardware clock frequency	fclk			0.025		66.6	μs
External system clock	fex			2.0		20.0	MHz
frequency	fexs			29		35	kHz
External system clock input	texh, texl			24			ns
high-level width, low-level width	texhs, texls			13.7			μs
TI00 to TI07, TI10 to TI17 input high-level width, low- level width	t⊤ıн, t⊤ı∟			1/fмск+10			ns
TO00 to TO07, TO10 to TO17,	fто	0 00 = 5	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			16	MHz
			$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			8	MHz
TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRJIO0, TRJO0 output frequency		T001, T006, T007, T011, T013, TRDIOC0, TRDIOD0, TRDIOD1, TRJO0 only, Special slew rate, C = 30 pF				2	MHz
PCLBUZ0 output frequency	fpcl	Normal slew rate	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			16	MHz
		C = 30 pF	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			8	MHz
		Special slew rate C = 30 pF				2	MHz
Timer RJ input cycle	tc	TRJIO0		100			ns
Timer RJ input high-level width, low-level width	tтлн, tтл∟	TRJIO0		40			ns
Timer RDe input high-level, low-level width	ttdih, ttdil	TRDIOA0, TRDIOA1, TF TRDIOC0, TRDIOC1, TF TRDCLK0, TRD0RES, T	3/ftrd			ns	
Timer RDe pulse output	<b>t</b> TDSIL	P137/INTP0	$2MHz < f_{CLK} \le 40MHz$	1			μs
forced cutoff signal low-level width			$f_{CLK} \leq 2 MHz$	1/fclк + 1			μs

### Caution Excluding the error in oscillation frequency accuracy.

Remarks 1. fMCK: Timer array unit operation clock frequency

2. ftrd: Timer RDe operation clock frequency




(T <sub>A</sub> = -40 to +125°C, 2.7 V ≤ EV <sub>DD0</sub> = EV <sub>DD1</sub> = V <sub>DD</sub> ≤ 5.5 V, V <sub>SS</sub> = EV <sub>SS0</sub> = EV <sub>SS1</sub> = 0 V)							
Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Interrupt input high-level width, low-level width	tinth, tintl	INTP0 to INTP13 Note 1		1			μs
KR0 to KR7 key interrupt input low-level width	tкr			250			ns
RESET low-level width	trsl	Note 1		10			μs
Port output rise time, port	tro, tro	,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			25	ns
output fall time	but fall time P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157 (normal slew rate) C = 30 pF	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			55	ns	
		P10, P12, P14, P30, P120,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$		25 Note 2	60	ns
		P140 (special slew rate) C = 30 pF	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			100	ns

### $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Notes 1. Pins RESET, INTP0 to INTP3, INTP12, and INTP13 have noise filters for transient levels lasting less than 100 ns.


**2.** T<sub>A</sub> = +25°C, EV<sub>DD0</sub> = 5.0 V

### **AC Timing Test Points**






#### **External System Clock Timing**




#### TI/TO Timing






### Interrupt Request Input Timing



**Output Rising and Falling Timing** 





#### 4.5 Peripheral Functions Characteristics


### 4.5.1 Serial Array Unit

#### (1) During communication at same potential (UART mode) (dedicated baud rate generator output)


#### (T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol		MIN.	TYP.	MAX.	Unit	
Transfer rate	-					fмск/6	bps
		fclк = 40 MHz,	Normal slew rate			6.6	Mbps
		fмск = fclк	Special slew rate			2	Mbps

#### UART mode connection diagram (during communication at same potential)



#### UART mode bit width (during communication at same potential) (reference)



# Caution Select the normal input buffer for the RXD0 pin and RXD1 pin and normal output mode for the TXD0 pin and TXD1 pin.

Remark fmck: Serial array unit operation clock frequency



# (2) During communication at same potential (CSI mode) (master mode, SCKp ... internal clock output, normal slew rate)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy1		150 Note 5			ns
SCKp high-level width, low-level width	<b>t</b> κн1, <b>t</b> κ∟1	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	tксү1/2 – 12			ns
		$2.7~V \leq EV_{\text{DD0}} < 4.0~V$	tксү1/2 – 18			ns
SIp setup time (to SCKp↑) Note 1	tsik1	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	44			ns
		$2.7~V \leq EV_{\text{DD0}} < 4.0~V$	55			ns
SIp hold time (from SCKp↑) Note 2	tksi1		30			ns
Delay time from SCKp $\downarrow$ to SOp output <sup>Note 3</sup>	tkso1	C = 30 pF <sup>Note 4</sup>			30	ns

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ 

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.
 The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp<sup>↑</sup>" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

- 4. C is the load capacitance of the SCKp and SOp output lines.
- **5.**  $t_{KCY1} \ge 4/f_{CLK}$  must also be satisfied.

Caution Select the normal input buffer for the SIp pin and normal output mode for the SOp pin and SCKp pin.

**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)



# (3) During communication at same potential (CSI mode) (master mode, SCKp ... internal clock output, special slew rate)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy1		500 <sup>Note 5</sup>			ns
SCKp high-level width, low-level width	tĸнı, tĸ∟ı		tксү1/2 – 60			ns
SIp setup time (to SCKp↑) Note 1	tsik1		120			ns
SIp hold time (from SCKp↑) Note 2	tksi1		80			ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	tkso1	C = 30 pF <sup>Note 4</sup>			90	ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. **2.** When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.

- The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 4. C is the load capacitance of the SCKp and SOp output lines.
- **5.**  $t_{KCY1} \ge 4/f_{CLK}$  must also be satisfied.
- Caution Select the normal input buffer for the SIp pin and normal output mode and special slew rate for the SOp pin and SCKp pin.
- **Remark** p: CSlp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)



# (4) During communication at same potential (CSI mode) (slave mode, SCKp ... external clock input, normal slew rate)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkCY2	32 MHz < f	32 MHz < fмск				ns
		fмск ≤ 32 N	IHz	8/fмск			ns
SCKp high-level width, low-level width	<b>t</b> кн2, <b>t</b> кL2			tксү2/2			ns
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsik2			1/fмск + 20			ns
SIp hold time (from SCKp↑) <sup>Note 2</sup>	tksi2			1/fмск + 31			ns
Delay time from SCKp↓ to	tkso2	C = 30 pF	$4.0 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \leq 5.5 \text{ V}$			2/fмск + 44	ns
SOp output Note 3		Note 4	$2.7 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} < 4.0 \text{ V}$			2/fмск + 57	ns
SSIp setup time	tssiĸ	DAP = 0		120			ns
		DAP = 1		1/fмск + 120			ns
SSIp hold time	tkssi	DAP = 0		1/fмск + 120			ns
		DAP = 1		120			ns

 $(T_A = -40 \text{ to } +125^{\circ}C, 2.7 \text{ V} \le EV_{DD0} = EV_{DD1} = V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS0} = EV_{SS1} = 0 \text{ V})$ 

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. **2.** When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.

The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp<sup>↑</sup>" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp, SCKp and SSIp pins and normal output mode for the SOp pin.

**Remarks 1.** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

2. fMCK: Serial array unit operation clock frequency




(5) During communication at same potential (CSI mode) (slave mode, SCKp ... external clock input, special slew rate)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkCY2	20 MHz < fмск	10/fмск			ns
		10 MHz < fмск ≤ 20 MHz	8/fмск			ns
		fмск ≤ 10 MHz	6/fмск			ns
SCKp high-level width, low-level width	tkh2, tkl2		tксү2/2			ns
SIp setup time (to SCKp↑) <sup>Note1</sup>	tsik2		1/fмск + 50			ns
SIp hold time (from SCKp↑) <sup>Note 2</sup>	tksi2		1/fмск + 50			ns
Delay time from SCKp $\downarrow$ to SOp output <sup>Note 3</sup>	tkso2	C = 30 pF <sup>Note 4</sup>			2/fмск + 80	ns
SSIp setup time	tssik	DAP = 0	120			ns
		DAP = 1	1/fмск + 120			ns
SSIp hold time	tkssi	DAP = 0	1/fмск + 120			ns
		DAP = 1	120			ns

 $(T_A = -40 \text{ to } +125^{\circ}C, 4.0 \text{ V} \le EV_{DD0} = EV_{DD1} = V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS0} = EV_{SS1} = 0 \text{ V})$ 


- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
  - The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. **2.** When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.
  - The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
  - The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp, SCKp and SSIp pins and normal output mode and special slew rate for the SOp pin.
- **Remarks 1.** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)
  - 2. fMCK: Serial array unit operation clock frequency






#### CSI mode connection diagram (during communication at same potential)

CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)



**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)





# CSI mode serial transfer timing (during communication at same potential) (When DAPmn= 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)

**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)




# (6) During communication at same potential (simplified I<sup>2</sup>C mode)

(SDAr: N-ch open-drain output (EVDD tolerance) mode, SCLr: normal output mode)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCLr clock frequency	fsc∟				1000 <sup>Note</sup>	kHz
Hold time when SCLr = "L"	tLOW		475			ns
Hold time when SCLr = "H"	tнigн		475			ns
Data setup time (reception)	tsu:dat		1/fмск + 85			ns
Data hold time (transmission)	thd:dat	$C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	0		305	ns

**Note**  $f_{CLK} \le f_{MCK}/4$  must also be satisfied.

#### Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



### Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)



# Caution Select the normal input buffer and N-ch open-drain output mode for the SDAr pin and normal output mode for the SCLr pin.

- **Remarks 1.** R<sub>b</sub> [Ω]: Communication line (SDAr) pull-up resistance, C<sub>b</sub> [F]: Communication line (SCLr, SDAr) load capacitance
  - **2.** r: IICr (r = 00, 01, 10, 11)
  - 3. fmck: Serial array unit operation clock frequency




# (7) During communication at same potential (simplified I<sup>2</sup>C mode) (SDAr and SCLr: N-ch open-drain output (EV<sub>DD</sub> tolerance) mode)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	fsc∟			400 Note	kHz
Hold time when SCLr = "L"	t∟ow	$\begin{array}{l} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \\ C_b = 100 \; pF, \; R_b = 1.7 \; k\Omega \end{array} \label{eq:VDD}$	1300		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{DD} < 4.0 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$			
Hold time when SCLr = "H"	tніgн	$\begin{array}{l} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \\ C_b = 100 \; pF, \; R_b = 1.7 \; k\Omega \end{array} \label{eq:VDD}$	600		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \\ C_{b} = 100 \ p\text{F}, \ R_{b} = 2.7 \ k\Omega \end{array}$			
Data setup time (reception)	tsu:dat	$\begin{array}{l} 4.0 \; V \leq V_{DD} \leq 5.5 \; V, \\ C_b = 100 \; pF, \; R_b = 1.7 \; k\Omega \end{array} \label{eq:VDD}$	1/fмск + 120		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \; V \leq V_{\text{DD}} < 4.0 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 2.7 \; k\Omega \end{array}$	1/fмск + 270		ns
Data hold time (transmission)	thd:dat	$\label{eq:VDD} \begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, \\ C_{\text{b}} = 100 \; \text{pF}, \; R_{\text{b}} = 1.7 \; \text{k}\Omega \end{array}$	0	300	ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \; V \leq V_{DD} < 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$			

(T <sub>A</sub> = -40 to +125°C	, 2.7 V $\leq$ EV <sub>DD0</sub> = EV <sub>DD1</sub> =	$V_{DD} \leq 5.5 V. V_{SS} = EV_{SS0}$	$= EV_{SS1} = 0 V$
	,		

**Note**  $f_{CLK} \le f_{MCK}/4$  must also be satisfied.


### Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



#### Caution Select the normal input buffer and N-ch open-drain output mode for the SDAr pin and SCLr pin.

- **Remarks 1.** R<sub>b</sub> [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub> [F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - **2.** r: IICr (r = 00, 01, 10, 11)
  - 3. fMCK: Serial array unit operation clock frequency





# Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)

**Remark** r: IICr (r = 00, 01, 10, 11)




# (8) Communication at different potential (UART mode) (TXD output buffer: N-ch open-drain, RXD input buffer: TTL)

Parameter	Symbol		Condition	s	MIN.	TYP.	MAX.	Unit
Transfer rate	-	Reception	$2.7~V \leq V_b \leq EV_{DD0},$				fмск/6	bps
		Theoretical value of the maximum transfer rate $^{Note}$ (C <sub>b</sub> = 30 pF)			4.0	Mbps		
		Transmission	$\begin{array}{l} 2.7 \ V \leq V_b \leq E V_{DD0}, \\ V_{OH} = 2.2 \ V, \\ V_{OL} = 0.8 \ V \end{array}$				Smaller number of the values given by fмск/6 and expression 1 is applicable.	bps
				Theoretical value of the maximum transfer rate $^{Note}$ (C <sub>b</sub> = 30 pF) Normal slew rate			4.0	Mbps


#### $(T_A = -40 \text{ to } +125^{\circ}C, 4.0 \text{ V} \le EV_{DD0} = EV_{DD1} = V_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V})$

**Note** Expression 1: Maximum transfer rate =  $1 / [ \{-C_b \times R_b \times \ln (1 - 2.2/V_b)\} \times 3 ]$ 

#### UART mode connection diagram (during communication at different potential)







### UART mode bit width (during communication at different potential) (reference)

# Caution Select the TTL input buffer for the RXD0 pin and RXD1 pin and N-ch open-drain output mode for the TXD0 pin and TXD1 pin.

- **Remarks 1.** R<sub>b</sub> [Ω]: Communication line (TXD) pull-up resistance, C<sub>b</sub> [F]: Communication line (TXD) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - 2. fmck: Serial array unit operation clock frequency



# (9) During communication at different potential (3-V supply system) (CSI mode) (master mode, SCKp ... internal clock output, normal slew rate)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	<b>t</b> ксү1	$2.7 \ V \leq V_b \leq EV_{DD0},$	400 Note 3			ns
		$C_b = 30 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$				
SCKp high-level width	<b>t</b> кн1	$2.7~V \leq V_b \leq EV_{DD0},$	tксү1/2 – 75			ns
		$C_{\rm b}$ = 30 pF, $R_{\rm b}$ = 1.4 k $\Omega$				
SCKp low-level width	<b>t</b> KL1	$2.7~V \leq V_b \leq EV_{DD0},$	tксү1/2 – 20			ns
		$C_b$ = 30 pF, $R_b$ = 1.4 k $\Omega$				
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsik1	$2.7~V \leq V_b \leq EV_{DD0},$	150			ns
		$C_b$ = 30 pF, $R_b$ = 1.4 k $\Omega$				
SIp setup time (to SCKp↓) <sup>Note 2</sup>	tsik1	$2.7~V \leq V_b \leq EV_{DD0},$	70			ns
		$C_b$ = 30 pF, $R_b$ = 1.4 k $\Omega$				
SIp hold time (from SCKp↑) <sup>Note 1</sup>	tksi1	$2.7~V \leq V_b \leq EV_{DD0},$	30			ns
		$C_b$ = 30 pF, $R_b$ = 1.4 k $\Omega$				
SIp hold time (from SCKp↓) <sup>Note 2</sup>	tksi1	$2.7 \text{ V} \leq V_b \leq EV_{DD0}$ ,	30			ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
Delay time from SCKp↓ to SOp output <sup>Note 1</sup>	tkso1	$2.7~V \le V_b \le EV_{DD0},$			120	ns
		$C_b$ = 30 pF, $R_b$ = 1.4 k $\Omega$				
Delay time from SCKp↑ to SOp output Note 2	tkso1	$2.7~V \le V_b \le EV_{DD0},$			40	ns
· · ·		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				


(	T <sub>A</sub> = -40 to +125°C	$40V \leq FV_{DD0} = FV$	$V_{DD1} = V_{DD} \le 5.5 V$	$V_{SS} = FV_{SS0} = FV_{SS0}$	1 = 0 V
	1A = -4010 + 1200		vuui – vuu ⊇ 3.3 v,		51 – <b>U V</b>

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

**3.**  $t_{KCY1} \ge 4/f_{CLK}$  must also be satisfied.

### CSI mode connection diagram (during communication at different potential)




# Caution Select the TTL input buffer for the SIp pin and N-ch open-drain output mode for the SOp pin and SCKp pin.

- **Remarks 1.** R<sub>b</sub> [Ω]: Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub> [F]: Communication line (SOp, SCKp) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - **2.** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)
  - **3.** AC characteristics of the serial array unit during communication at different potential in CSI mode are measured with the VIH and VIL below:


When 4.0 V  $\leq$  EV\_{DD0}  $\leq$  5.5 V, 2.7 V  $\leq$  Vb  $\leq$  4.0 V: VIH = 2.2 V, VIL = 0.8 V





# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)

CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn= 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)



**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)



# (10) During communication at different potential (3-V supply system) (CSI mode) (slave mode, SCKp ... external clock input, normal slew rate)

Parameter	Symbol		Conditions		TYP.	MAX.	Unit
SCKp cycle time	tксү2	$2.7~V \leq V_b \leq V_{DD}$	32 MHz < fмск	<b>20/f</b> мск			ns
			24 MHz < fмск ≤ 32 MHz	<b>16/f</b> мск			ns
			20 MHz < fмск ≤ 24 MHz	12/fмск			ns
			8 MHz < fмск ≤ 20 MHz	10/fмск			ns
			4 MHz < fмск ≤ 8 MHz	8/fмск			ns
			fмск ≤ 4 MHz	6/fмск			ns
SCKp high-level width, low-level width	tkh2, tkl2	$2.7~V \leq V_b \leq V_{DD}$		tксү2/2 – 20			ns
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsık2			90			ns
SIp hold time (from SCKp↑) <sup>Note 2</sup>	tksi2			1/fмск + 50			ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	tkso2	$2.7~V \leq V_b \leq V_{DD},$	$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$			2/fмск + 120	ns
SSIp setup time	tssik	DAP = 0		120			ns
		DAP = 1		1/fмск + 120			ns
SSIp hold time	tkssi	DAP = 0		1/fмск + 120			ns
		DAP = 1		120			ns

(	T <sub>A</sub> = -40 to +125°C	$4.0 V \leq EV_{DD0} = EV_{DD}$	$1 = V_{DD} \le 5.5 V. V_{SS} =$	EVsso = EVss1 = 0 V)
	14 4010 120 0	,		

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.


The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. **2.** When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.

The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.



# CSI mode connection diagram (during communication at different potential)




# Caution Select the TTL input buffer for the SIp, SCKp and SSIp pins and N-ch open-drain output mode for the SOp pin.

- **Remarks 1.** R<sub>b</sub> [Ω]: Communication line (SOp) pull-up resistance, C<sub>b</sub> [F]: Communication line (SOp) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - **2.** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)
  - 3. AC characteristics of the serial array unit during communication at different potential in CSI mode are measured with the VIH and VIL below:


When 4.0 V  $\leq$  EV\_{DD0}  $\leq$  5.5 V, 2.7 V  $\leq$  Vb  $\leq$  4.0 V: VIH = 2.2 V, VIL = 0.8 V





# CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)

CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn= 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)



**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

R01DS0446EJ0110 Rev.1.10 Jun 30, 2024




(11) During communication at different potential (3-V supply system) (simplified I<sup>2</sup>C mode)
 (SDAr: TTL input buffer mode or N-ch open-drain output (EVDD tolerance) mode, SCLr: N-ch open-drain output (EVDD tolerance) mode)

· ·		•	,		
Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	fsc∟	$\label{eq:constraint} \begin{array}{l} 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 100 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$		400 <sup>Note</sup>	kHz
Hold time when SCLr = "L"	tLOW	$\label{eq:constraint} \begin{array}{l} 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 100 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	1200		ns
Hold time when SCLr = "H"	tнıgн	$\label{eq:constraint} \begin{array}{l} 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 100 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	600		ns
Data setup time (reception)	tsu:dat	$\label{eq:constraint} \begin{array}{l} 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 100 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	135 + 1/fмск		ns
Data hold time (transmission)	thd:dat	$\label{eq:constraint} \begin{array}{l} 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 100 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	0	140	ns


 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 4.0 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

**Note**  $f_{SCL} \leq f_{MCK}/4$  must also be satisfied.

#### Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



## Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



# Caution Select the TTL input buffer and the N-ch open-drain output mode for the SDAr pin and N-ch open-drain output mode for the SCLr pin.

- **Remarks 1.** R<sub>b</sub> [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub> [F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - 2. fmck: Serial array unit operation clock frequency



#### 4.5.2 Serial Interface IICA


Parameter	Symbol	Conditions	Norma	al Mode	Fast	Mode	Fast Mo	ode Plus	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode plus: 10 MHz ≤ fc∟ĸ					0	1000	kHz
		Fast mode: 3.5 MHz ≤ fc⊥к			0	400			kHz
		Normal mode: 1 MHz ≤ fc∟ĸ	0	100					kHz
Setup time of restart condition Note 1	tsu:sta		4.7		0.6		0.26		μs
Hold time	thd:STA		4.0		0.6		0.26		μs
Hold time when SCLA0 = "L"	<b>t</b> LOW		4.7		1.3		0.5		μs
Hold time when SCLA0 = "H"	tніgн		4.0		0.6		0.26		μs
Data setup time (reception)	tsu:dat		250		100		50		ns
Data hold time (transmission) Note 2	thd:dat		0	3.45	0	0.9	0		μs
Setup time of stop condition	tsu:sto		4.0		0.6		0.26		μs
Bus-free time	<b>t</b> BUF		4.7		1.3		0.5		μs

 $(T_A = -40 \text{ to } +125^{\circ}C, 2.7 \text{ V} \le EV_{DD0} = EV_{DD1} = V_{DD} \le 5.5 \text{ V}, \text{ V}_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V})$ 

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

- **2.** The maximum value (MAX.) of the the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- **Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

#### IICA serial transfer timing





#### 4.5.3 On-chip Debug (UART)

#### $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	-		115.2 k		1 M	bps

#### 4.5.4 LIN/UART Module (RLIN3) UART Mode

#### $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol		MIN.	TYP.	MAX.	Unit	
Transfer rate	-	Operation mode, HALT mode	LIN communication clock source (fclk or fmx): 4 to 40 MHz			4000	kbps
		SNOOZE mode	LIN communication clock source (fcLk): 2 to 40 MHz			9.6	


#### 4.5.5 CAN-FD Communication Interface (RS-CANFD lite) Timing

#### $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol		MIN.	TYP.	MAX.	Unit	
Transfer rate	-	Classical CAN mode			1	Mbps	
		CAN-FD mode	Data bit rate			5	Mbps
		CAN-FD mode	Nominal bit rate			1	Mbps
Internal delay time Note	<b>t</b> NODE					50	ns

**Note** tNODE = Internal input delay time (tINPUT) + Internal output delay time (tOUTPUT)

#### Image of Internal delay





#### 4.6 Analog Characteristics

#### 4.6.1 A/D Converter Characteristics

#### Classification of A/D converter characteristics

Reference Input channel	Reference voltage (+) = AV <sub>REFP</sub> Reference voltage (-) = AV <sub>REFM</sub>	Reference voltage (+) = V <sub>DD</sub> Reference voltage (-) = V <sub>SS</sub>
ANI0 to ANI5, ANI8 to ANI30	4.6.1 (1)	4.6.1 (2)
ANI6,ANI7	_	4.6.1 (2)
Internal reference voltage (+)	4.6.1 (1)	4.6.1 (2)

(1) When Reference voltage (+) = AV<sub>REFP</sub>, Reference voltage (-) = AV<sub>REFM</sub> = 0 V, target ANI pin: ANI0 to ANI5, ANI8 to ANI30, Internal reference voltage (+).

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{AV}_{\text{REFP}}, \text{ Reference voltage (-)} = \text{AV}_{\text{REFM}} = 0 \text{ V})$ (1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				12	bit
Overall error <sup>Note 1</sup>	ABS	ANI0 to ANI5, ANI8 to ANI23 Note 2, [ $4.5 V \le AV_{REFP} = V_{DD} \le 5.5 V$ ]			±5.0	LSB
		ANI0 to ANI5, ANI8 to ANI23 Note 2, [2.7 V $\leq$ AVREFP = VDD < 4.5 V]			±5.0	LSB
		ANI1, ANI2 Note 3, [4.5 V $\leq$ AV <sub>REFP</sub> = V <sub>DD</sub> $\leq$ 5.5 V], [0.25 V $\leq$ V <sub>AIN</sub> $\leq$ V <sub>DD</sub> - 0.25 V]			±6.0	LSB
		ANI1, ANI2 Note 3, [2.7 V $\leq$ AV <sub>REFP</sub> = V <sub>DD</sub> < 4.5 V], [0.25 V $\leq$ V <sub>AIN</sub> $\leq$ V <sub>DD</sub> - 0.25 V]			±8.0	LSB
		ANI24 to ANI30, [4.5 V $\leq$ AV <sub>REFP</sub> = V <sub>DD</sub> $\leq$ 5.5 V]			±11	LSB
		ANI24 to ANI30, [2.7 V ≤ AV <sub>REFP</sub> = V <sub>DD</sub> < 4.5 V]			±13	LSB
Integral linearity error Note 1	INL	ANI0 to ANI5, ANI8 to ANI23, [AVREFP = VDD]			±3.0	LSB
		ANI24 to ANI30, [AVREFP = VDD]			±7.0	LSB
Differential linearity error Note 1	DNL	ANI0 to ANI5, ANI8 to ANI23, [AVREFP = VDD]			±1.5	LSB
		ANI24 to ANI30, [AVREFP = VDD]			±3.5	LSB
Zero-scale error Note 1	ZSE	ANI0 to ANI5, ANI8 to ANI23 <sup>Note 2</sup> , [AVREFP = VDD]			±4.5	LSB
		ANI24 to ANI30, [AVREFP = VDD]			±8.5	LSB
Full-scale error Note 1	FSE	ANI0 to ANI5, ANI8 to ANI23 <sup>Note 2</sup> , [AV <sub>REFP</sub> = VDD]			±4.5	LSB
		ANI24 to ANI30, [AV <sub>REFP</sub> = V <sub>DD</sub> ]			±8.5	LSB

(**Notes** are at the end of this table.)



(2/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Reference voltage (+)	AVREFP		2.7		Vdd	V
Analog input voltage	Vain	ANI0 to ANI5, ANI8 to ANI30	0		AVREFP	V
Internal reference voltage (+)	Vbgr	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	1.38	1.45	1.5	V
Analog input slew rate	SR				0.4	V/µs
Operation clock	fad		2		40	MHz
Conversion time Note 4	<b>t</b> CONV	ADCLK = 40 MHz, input impedance $\leq$ 0.5 k $\Omega$				
(per 1 channel)		ANI0 to ANI5, ANI8 to ANI15 Note 2	1.125			μs
		ANI16 to ANI30	1.8			μs
		ANI1, ANI2 Note 3	2.1			μs

**Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).

- 2. In case that dedicated sample & hold circuit is not used.
- 3. In case that dedicated sample & hold circuit is used.

**4.** The A/D conversion processing time (t<sub>CONV</sub>) consists of sampling time and time for conversion by successive approximation.



# (2) When Reference voltage (+) = VDD, Reference voltage (-) = Vss, target ANI pin: ANI0 to ANI30, Internal reference voltage (+).

$(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \text{ V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{\text{DD}},$
Reference voltage (-) = Vss)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				12	bit
Overall error Note 1	ABS	ANI0 to ANI23 <sup>Note 2</sup> , [4.5 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V]			±13.0	LSB
		ANI0 to ANI23 <sup>Note 2</sup> , [2.7 V $\leq$ V <sub>DD</sub> < 4.5 V]			±15.0	LSB
		ANI1, ANI2 Note <sup>3</sup> , [4.5 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V], [0.25 V $\leq$ V <sub>AIN</sub> $\leq$ V <sub>DD</sub> - 0.25 V]			±14.0	LSB
		ANI1, ANI2 Note 3, [2.7 V $\leq$ V <sub>DD</sub> < 4.5 V], [0.25 V $\leq$ V <sub>AIN</sub> $\leq$ V <sub>DD</sub> - 0.25 V]			±16.0	LSB
		ANI24 to ANI30, [4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V]			±19.0	LSB
		ANI24 to ANI30, [2.7 V ≤ V <sub>DD</sub> < 4.5 V]			±21.0	LSB
Integral linearity error Note 1	INL	ANI0 to ANI23			±7.0	LSB
		ANI24 to ANI30			±9.0	LSB
Differential linearity error Note 1	DNL	ANI0 to ANI23			±3.5	LSB
		ANI24 to ANI30			±5.5	LSB
Zero-scale error Note 1	ZSE	ANI0 to ANI23 Note 2			±14.5	LSB
		ANI24 to ANI30			±18.5	LSB
Full-scale error Note 1	FSE	ANI0 to ANI23 Note 2			±14.5	LSB
		ANI24 to ANI30			±18.5	LSB
Analog input voltage	Vain	ANI0 to ANI30	0		Vdd	V
Internal reference voltage (+)	Vbgr	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$	1.38	1.45	1.5	V
Analog input slew rate	SR				0.4	V/µs
Operation clock	fad		2		40	MHz
Conversion time Note 4	<b>t</b> CONV	ADCLK = 40 MHz, input impedance $\leq 0.5 \text{ k}\Omega$				
(per 1 channel)		ANI0 to ANI15 Note 2	1.125			μs
		ANI16 to ANI30	1.8			μs
		ANI1, ANI2 Note 3	2.1			μs

**Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).

- 2. In case that dedicated sample & hold circuit is not used.
- 3. In case that dedicated sample & hold circuit is used.
- **4.** The A/D conversion processing time (t<sub>CONV</sub>) consists of sampling time and time for conversion by successive approximation.



#### 4.6.2 D/A Converter Characteristics

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution	RES					8	bit
Overall error	AINL	Rload = 4 M $\Omega$	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			±2.5	LSB
		Rload = 8 MΩ	$2.7~V \leq V_{DD} \leq 5.5~V$			±2.5	LSB
Settling time	<b>t</b> set	Cload = 20 pF	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			3	μs

#### $(T_{A} = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

#### 4.6.3 Comparator Characteristics

#### $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input offset voltage	VIOCMP			±5	±40	mV
Input voltage range	VICMP		0		Vdd	V
Response time	tcr, tcr	Input amplitude ±100 mV		70	200	ns
Stabilization wait time during input channel switching Note 1	twait	Input amplitude ±100 mV	300			ns
Operation stabilization wait time Note 2	tсмр	$3.3~V \leq V_{\text{DD}} \leq 5.5~V$	1			μs
		$2.7 \text{ V} \leq \text{Vdd} < 3.3 \text{ V}$	3			μs


Notes 1. Period of time from when the comparator input channel is switched until the comparator is switched to output.

**2.** Period of time from when the comparator operation is enabled (HCMPON bit in CMPCTL is set to 1) until the comparator satisfies the DC/AC characteristics.

#### 4.6.4 POR Circuit Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage Note 1	VPOR	Power supply rise time	1.48	1.56	1.67	V
	Vpdr	Power supply fall time	1.47	1.55	1.66	V
Minimum pulse width Note 2	TPW		300			μs
Detection delay time	TPD				350	μs

- **Notes 1.** This indicates the POR circuit characteristics, and normal operation is not guaranteed under the condition of less than lower limit operation voltage (2.7 V).
  - 2. Minimum time required for a POR reset when VDD exceeds below VPDR.





#### 4.6.5 LVD Circuit Characteristics

#### (1) LVD detection voltage of interrupt mode or reset mode

#### (TA = -40 to +125°C, VPDR $\leq$ EVDD0 = EVDD1 = VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Pai	rameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage level	VLVD0	Power supply rise time	4.62	4.74	4.94	V
			Power supply fall time	4.52	4.64	4.84	V
		VLVD1	Power supply rise time	4.50	4.62	4.82	V
			Power supply fall time	4.40	4.52	4.71	V
		VLVD2	Power supply rise time	4.30	4.42	4.61	V
			Power supply fall time	4.21	4.32	4.51	V
		VLVD3	Power supply rise time	3.13	3.22	3.39	V
			Power supply fall time	3.07	3.15	3.31	V
		VLVD4	Power supply rise time	2.95	3.02	3.17	V
			Power supply fall time	2.89	2.96	3.09	V
		VLVD5	Power supply rise time	2.74	2.81	2.95	V
			Power supply fall time	2.68 Note	2.75	2.88	V
Minimum pulse wid	lth	t∟w		300			μs
Detection delay tim	e	tld				300	μs

**Note** The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when  $V_{DD} = 2.7$  V) is possible until a reset is effected at the power supply falling time.

#### (2) LVD detection voltage of interrupt and reset mode

#### $(T_A = -40 \text{ to } +125^{\circ}C, V_{PDR} \le EV_{DD0} = EV_{DD1} = V_{DD} \le 5.5 \text{ V}, V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V})$

Parameter	Symbol	C	onditions	MIN.	TYP.	MAX.	Unit
Interrupt and reset mode	VLVD5	VPOC2, VPOC1, VPOC0 falling reset voltage: 2.75		2.68 Note 2	2.75	2.88	V
	VLVD2	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.30	4.42	4.61	V
			Falling interrupt voltage	4.21	4.32	4.51	V
	VLVD5	VPOC2, VPOC1, VPOC0 falling reset voltage: 2.75		2.68 Note 2	2.75	2.88	V
	VLVD1	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.50	4.62	4.82	V
			Falling interrupt voltage			4.71	V
	VLVD5	VPOC2, VPOC1, VPOC0 falling reset voltage: 2.75		2.68 Note 2	2.75	2.88	V
	Vlvd3	LVIS1, LVIS0 = 0, 1	Rising release reset voltage	3.13	3.22	3.39	V
			Falling interrupt voltage	3.07	3.15	3.31	V
	VLVD0	LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.62	4.74	4.94	V
			Falling interrupt voltage	4.52	4.64	4.84	V

Notes 1. These values indicate setting values of option bytes.

2. The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when V<sub>DD</sub> = 2.7 V) is possible until a reset is effected at the power supply falling time.



# 4.7 Power Supply Voltage Rising Time

(T<sub>A</sub> = -40 to +125°C, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Maximum power supply voltage rising slope	Svrmax	$0 \text{ V} \rightarrow \text{V}_{\text{DD}} \text{ (VPOC2} = 0 \text{ or } 1^{\text{ Note 2}})$			50 <sup>Note 3</sup>	V/ms
Minimum power supply voltage rising slope Note 1	Svrmin	$0 \text{ V} \rightarrow 2.7 \text{ V}$	6.5			V/ms

**Notes 1.** The minimum power supply voltage rising slope is applied only under the following condition. When the voltage detection (LVD) circuit is not used (VPOC2 = 1) and an external reset circuit is not used or when a reset is not effected until VDD = 2.7 V.

- 2. These values indicate setting values of option bytes.
- **3.** If the power supply drops below VPDR and a POR reset is effected, this specification is also applied when the power supply is recovered without dropping to 0 V.

### 4.8 Regulator Output Voltage Characteristics

#### (T<sub>A</sub> = -40 to +125°C, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
REGC output voltage Note	Voregc	$C = 0.47$ to 1 $\mu$ F	2.0	2.1	2.2	V

**Note** Other than the following conditions are applicable.


- In STOP mode.
- When the high-speed system clock (f<sub>MX</sub>), the high-speed on-chip oscillator clock (f<sub>I</sub>), and PLL clock (f<sub>PLL</sub>) are stopped during CPU operation with the subsystem/low-speed on-chip oscillator clock select clock (f<sub>SL</sub>).
- When the hifh-speed system clock (fMX), the high-speed on-chip oscillator clock (fIH), and PLL clock (fPLL) are stopped during the HALT mode when the CPU operation with the subsystem/low-speed on-chip oscillator clock select (fsL) has been set.

### 4.9 RAM Data Retention Characteristics

#### (T<sub>A</sub> = -40 to +125°C, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.47 <sup>Note</sup>		5.5	V

**Note** This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.





# 4.10 Flash Memory Programming Characteristics

 $(T_{A} = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fclк		2		40	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years $T_A = +85^{\circ}C^{Note 4}$	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 20 years T <sub>A</sub> = +85°C <sup>Note 4</sup>	10,000			
		Retained for 5 years T <sub>A</sub> = +85°C <sup>Note 4</sup>	100,000			
Erase time	Terasa	Block erase	5			ms
Write time	Twrwa	1 word write	10			μs

**Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The starting point of the retaining years are after the erase.

- 2. When using flash memory programmer and Renesas Electronics self programming code.
- **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
- 4. The average temperature for data retention.

#### (1) Code flash memory processing time

 $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD}} = \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$ 

Item		fськ =	2 MHz	fськ =	4 MHz	fськ =	8 MHz	fськ = 1	I6 MHz	Unit
	Conditions	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	4 bytes	74.0	690.0	61.0	580.0	56.0	530.0	54.0	510.0	μs
Erasure time	1 KB	6.9	245.0	6.1	230.0	5.8	225.0	5.6	220.0	ms
Blank checking time	4 bytes	_	29.0	_	22.0	-	19.0	_	17.0	μs
	1 KB	_	800.0	_	405.0	_	245.0	_	145.0	μs
Internal verify time	4 bytes	_	350.0	_	175.0	-	90.0	_	45.0	μs
	1 KB	-	19.0	-	9.5	-	5.0	-	2.5	ms

Item	_	fclк = 20 MHz		fclк = 32 MHz		fclk = 4	10 MHz	Unit
	Conditions	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	4 bytes	54.0	510.0	53.0	500.0	53.0	500.0	μs
Erasure time	1 KB	5.6	220.0	5.5	220.0	5.5	220.0	ms
Blank checking time	4 bytes	-	17.0	-	16.0	-	16.0	μs
	1 KB	-	145.0	Ι	135.0	_	135.0	μs
Internal verify time	4 bytes	Ι	35.0	Ι	22.0	_	18.0	μs
	1 KB	_	2.0	_	1.2	_	1.0	ms

Caution The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.



### (2) Data flash memory processing time

( ,		-			-	-	,			
Item		fськ =	2 MHz	fськ =	4 MHz	fclк = 8 MHz		fськ = 1	I6 MHz	Unit
	Conditions	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	1 byte	60.0	550.0	49.0	450.0	44.0	410.0	42.0	390.0	μs
Erasure time	1 KB	11.5	340.0	8.4	275.0	7.1	250.0	6.3	235.0	ms
Blank checking time	1 byte	-	29.0	_	22.0	-	19.0	-	17.0	μs
	1 KB	_	3.1	_	1.6	_	0.95	-	0.55	ms
Internal verify time	1 byte	-	350.0	-	175.0	-	90.0	-	45.0	μs
	1 KB	-	76.0	_	38.0	-	19.0	-	9.5	ms

#### (T<sub>A</sub> = -40 to +125°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Item	_	fclк = 20 MHz		fськ = 32 MHz		fclk = 4	10 MHz	Unit
	Conditions	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	1 byte	42.0	390.0	41.0	380.0	41.0	380.0	μs
Erasure time	1 KB	6.3	235.0	6.2	235.0	6.2	235.0	ms
Blank checking time	1 byte	-	17.0	-	16.0	-	16.0	μs
	1 KB	Ι	0.55	_	0.5	-	0.5	ms
Internal verify time	1 byte	_	35.0	_	22.0	-	18.0	μs
	1 KB	_	7.5	_	4.7	_	3.8	ms

Caution The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.

# 4.11 Dedicated Flash Memory Programmer Communication (UART)


#### $(T_A = -40 \text{ to } +125^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	Ι	During serial programming	115.2 k		1M	bps



# 4.12 Timing of Entry to Flash Memory Programming Modes

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	ts∪	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	tно	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remarks 1.** tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
  - 2. tsu: Time to release the external reset after the TOOL0 pin is set to the low level
  - **3.** the: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)



# 5. ELECTRICAL SPECIFICATIONS (GRADE 5)

- Cautions 1. RL78/F23 and RL78/F24 have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  - 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
  - 3. The pins mounted depending on the product. For details, refer to 1.5 Pin Configurations and 2.1 Pin Function List.



# 5.1 Absolute Maximum Ratings

				(1/3)
Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	Vdd		-0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1 = VDD	-0.5 to +6.5	V
	Vss		-0.5 to +0.3	V
	EVsso, EVss1	EVsso = EVss1	-0.5 to +0.3	V
REGC pin input voltage	Viregc	REGC	-0.3 to +2.8 and -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 1</sup>	V
Input voltage	VI1	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	-0.3 to EV <sub>DD0</sub> + 0.3 and -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 2</sup>	V
	V <sub>I2</sub>	P33, P34, P80 to P87, P90 to P97, P100 to P105, P121 to P124, P137, RESET	-0.3 to V <sub>DD</sub> + 0.3 <sup>Note 2</sup>	V
Output voltage	Vo1	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	-0.3 to EV <sub>DD0</sub> + 0.3 and -0.3 to V <sub>DD</sub> + 0.3 <sup>Note 2</sup>	V
	Vo2	P33, P34, P80 to P87, P90 to P97, P100 to P105	-0.3 to Vdd + 0.3	V
Analog input voltage	Vaii	ANI24 to ANI30	-0.3 to $EV_{DD0}$ + 0.3 and -0.3 to $AV_{REF(+)}$ + 0.3 Notes 2, 3	V
	Vai2	ANI0 to ANI23	-0.3 to V_DD+ 0.3 and -0.3 to AV_{REF(+)} + 0.3 Notes 2, 3	V

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 µF). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
  - 2. Must be 6.5 V or lower.
  - 3. For pins to be used in A/D conversion, the voltage should not exceed the value AVREF(+) + 0.3.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(2/3)

Parameter	Symbol	Conditions		Ratings	Unit
Output current, high	Іон1	Per pin	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	-40	mA
		Total of all pins -170 mA	P01, P02, P40 to P47, P120, P125 to P127, P150 to P153	-70	mA
			P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157	-100	mA
	Іон2	Per pin	P33, P34, P80 to P87, P90 to P97, P100 to P105	-0.5	mA
		Total of all pins		-2	mA
Output current, low	Iol1	Per pin	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	40	mA
		Total of all pins 170 mA	P01, P02, P40 to P47, P120, P125 to P127, P150 to P153	70	mA
			P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157	100	mA
	IOL2	Per pin	P33, P34, P80 to P87, P90 to P97, P100 to P105	1	mA
		Total of all pins		5	mA

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.



(3/3)

	T			1	(3/,
Parameter	Symbol		Conditions	Ratings	Unit
Positive injected current $(V_I > V_{DD})^{Note}$	linjp	Per pin	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	5	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	2	mA
Negative injected current (Vi < Vss) <sup>Note</sup>	linjn	Per pin	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	-5	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	-0.5	mA
Sum of all positive injected currents <sup>Note</sup>	Σlinjp	Total of all pins	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	40	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	10	mA
Sum of all negative injected currents <sup>Note</sup>	ΣΙινιν	Total of all pins	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	-40	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	-2	mA
Total of all injected currents <sup>Note</sup>	Σ Ιινjp  + Σ Ιινjν	Total of all pins	P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157	40	mA
			P70 to P74, P80 to P87, P90 to P97, P100 to P105, P120, P125	10	mA
Operating ambient	TA	In normal operation mode		-40 to +150	°C
temperature		In flash memory	programming mode		
Storage temperature	Tstg			-65 to +150	°C

**Note** Conditions:  $2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}$ ,  $\text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V}$ 

- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
  - 2. Vi: This is the input voltage level to the port pins.



### 5.2 Oscillator Characteristics

#### 5.2.1 Main System Clock Oscillator Characteristics

#### $(T_A = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator/ Crystal resonator	Vss X1 X2 Rd C1 C2 TT	X1 clock oscillation frequency (fx)	$2.7~V \leq V_{DD} \leq 5.5~V$	2.0		20.0	MHz

# Cautions 1. When using the X1 oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.
- 2. Customers are requested to consult the resonator manufacturer to select an appropriate resonator and to determine the proper oscillation constant. Customers are also requested to adequately evaluate the oscillation on their system. Determine the X1 clock oscillation stabilization time using the oscillation stabilization time of the oscillation stabilization time counter status register (OSTC) and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.



# 5.2.2 On-chip Oscillator Characteristics

### $(T_{A} = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Oscillators	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency <sup>Note</sup>	fін		2		80	MHz
High-speed on-chip oscillator clock frequency accuracy	-		-2.2		+2.2	%
Low-speed on-chip oscillator clock frequency	fi∟, fwd⊤			15		kHz
Low-speed on-chip oscillator clock frequency accuracy	-		-15		+15	%

**Note** High-speed on-chip oscillator frequency is selected with bits 0 to 4 of the option byte (000C2H/040C2H) and bits 0 to 2 of the HOCODIV register.

#### 5.2.3 Subsystem Clock Oscillator Characteristics

Do not use the XT1 oscillator.



# 5.2.4 PLL Circuit Characteristics

Resonator	Symbol	Cone	ditions	MIN.	TYP.	MAX.	Unit												
PLL input enable	fplli	fmain: 4.0 MHz	FMAINDIV[1:0] = 00B	3.92	4.0	4.08	MHz												
clock frequency Note 1		fmain: 8.0 MHz	FMAINDIV[1:0] = 00B	7.84	8.0	8.16	MHz												
		fmain: 16.0 MHz	FMAINDIV[1:0] = 10B	7.84	8.0	8.16	MHz												
		fmain: 20.0 MHz	FMAINDIV[1:0] = 11B	4.90	5.0	5.10	MHz												
PLL output frequency (center value)	fpll	f <sub>MAIN</sub> : 20MHz, PLLMULA = 0, PLLMUL = 1	$\begin{aligned} PLLDIV0 &= 0, \ FPLLDIV &= 0, \\ PLLDIV1 &= 0 \end{aligned}$	1	fplli × 16/2		MHz												
			PLLDIV0 = 0, FPLLDIV = 1, PLLDIV1 = 1	fplli × 16			MHz												
		f <sub>MAIN</sub> : 4 MHz, PLLMULA = 1, PLLMUL = 1	PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 0	1	fplli <b>x 20/2</b>		MHz												
				PLLDIV0 = 0, FPLLDIV = 1, PLLDIV1 = 1	fplli × 20			MHz											
		f <sub>MAIN</sub> : 8 MHz or 16 MHz, PLLMULA = 0, PLLMUL = 0	PLLDIV0 = 1, FPLLDIV = 0, PLLDIV1 = 0	fplli × 12/4			MHz												
															PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 1	1	fplli <b>x 12/2</b>		MHz
			fmain: 8 MHz or 16 MHz, PLLMULA = 0, PLLMUL = 1	PLLDIV0 = 1, FPLLDIV = 0, PLLDIV1 = 0	1	fplli × 16/4		MHz											
							$\begin{array}{l} PLLDIV0 = 0, \ FPLLDIV = 0, \\ PLLDIV1 = 1 \end{array}$	1	fplli <b>x 16/2</b>		MHz								
												fmain: 8 MHz or 16 MHz, PLLMULA = 1, PLLMUL = 0	PLLDIV0 = 0, FPLLDIV = 0, PLLDIV1 = 0	1	fplli × 10/2		MHz		
			PLLDIV0 = 0, FPLLDIV = 1, PLLDIV1 = 1	fplli × 10			MHz												
Long-term jitter Note 2	t∟j	term = 1 μs		-1		+1	ns												
		term = 10 μs		-1		+1	ns												
		term = 20 μs		-2		+2	ns												

**Notes 1.** If the high-speed on-chip oscillator clock is to be selected as the PLL input clock, the minimum and maximum values will reflect the range of accuracy of the oscillation frequency by the high-speed on-chip oscillator clock.

2. Guaranteed by design, but not tested before shipment.

**Remark** fmain : Main system clock frequency.



### 5.3 DC Characteristics

#### 5.3.1 Pin Characteristics

For the relationship between the port pins shown in the following tables and the products, refer to 2. PIN FUNCTIONS.

Items	Symbol	Condition	ons	MIN.	TYP.	MAX.	Unit
Output current, high Note 1	Іон1		$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			-5.0	mA
			$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			-3.0	mA
		Per pin for P10, P12, P14,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			-0.6	mA
		P30, P120, P140 (special slew rate)	$2.7~\text{V} \leq \text{EV}_{\text{DD0}} < 4.0~\text{V}$			-0.2	mA
		Total of P01, P02, P40 to	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			-20.0	mA
		P47, P120, P125 to P127, P150 to P153 (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$2.7 \text{ V} \leq EV_{\text{DD0}} < 4.0 \text{ V}$			-10.0	mA
		Total of P00, P03, P10 to	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			-30.0	mA
		P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157 (for duty factors $\leq$ 70% <sup>Note 2</sup> )	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			-19.0	mA
		Total of all pins	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			-32.0	mA
		(for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$2.7 \text{ V} \leq EV_{\text{DD0}} < 4.0 \text{ V}$			-29.0	mA
	Іон2	Per pin for P33, P34, P80 to P87, P90 to P97, P100 to P105	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			-0.1	mA
		Total of all pins (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			-2.0	mA

$(T_A = -40 \text{ to } \pm 150^{\circ}\text{C})$	$2.7 V \leq EV_{DD0} = EV_{DD1}$	= Vpp < 5 5 V Vcc = 1	
		- VUU - J.J V. V33 - I	

(1/6)

**Notes 1.** Value of current at which the device operation is guaranteed even if the current flows from pins EVDD0, EVDD1 and VDD to an output pin.

- 2. These output current values are obtained under the condition that the duty factor is no greater than 70%. The output current values when the duty factor is changed to a value greater than 70% can be calculated from the following expression (when the duty factor is changed to n%).
  - Total output current of pins  $(I_{OH} \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and I<sub>OH</sub> = -10.0 mA

Total output current of pins =  $(-10.0 \times 0.7)/(80 \times 0.01) \approx -8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

#### Caution P10 to P17, P32, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.



Items	Symbol	Condition	าร	MIN.	TYP.	MAX.	Unit
Output current, low Note 1	F F F	Per pin for P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P130, P140, P150 to P157	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V \\ \hline 2.7 \ V \leq EV_{DD0} < 4.0 \ V \end{array}$			8.5 4.0	mA mA
		Per pin for P10, P12, P14, P30, P120, P140 (special slew rate)	$\frac{4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}}{2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}}$			0.59 0.07	mA mA
		Total of P01, P02, P40 to P47, P120, P125 to P127, P150 to P153 (for duty factors $\leq$ 70% <sup>Note 2</sup> )	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V \\ \hline 2.7 \ V \leq EV_{DD0} < 4.0 \ V \end{array}$			20.0 15.0	mA mA
		Total of P00, P03, P10 to P17, P30 to P32, P50 to P57, P60 to P67, P70 to P77, P106, P107, P130, P140, P154 to P157 (for duty factors $\leq$ 70% <sup>Note 2</sup> )	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$ $2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			35.0 30.0	mA mA
		Total of all pins (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$4.0 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V}$ $2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			55.0 45.0	mA mA
	IOL2	Per pin for P33, P34, P80 to P87, P90 to P97, P100 to P105	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			0.4	mA
		Total of all pins (for duty factors $\leq 70\%$ <sup>Note 2</sup> )	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			5.0	mA

#### $(T_A = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$



**Notes 1.** Value of current at which the device operation is guaranteed even if the current flows to the EV<sub>SS0</sub>, EV<sub>SS1</sub> and Vss pins from an output pin.

2. These output current values are obtained under the condition that the duty factor is no greater than 70%. The output current values when the duty factor is changed to a value greater than 70% can be calculated from the following expression (when the duty factor is changed to n%).

• Total output current of pins  $(I_{OL} \times 0.7)/(n \times 0.01)$ 

<Example> Where n = 80% and Io∟ = 10.0 mA

Total output current of pins =  $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$  mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.



Items	Symbol	Conditi	ons	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	P00 to P03, P10 to P17, P30	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	0.65 EVDD0		EV <sub>DD0</sub> Note	V
		to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157 (Schmitt 1 mode)	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	0.7 EV <sub>DD0</sub>		EV <sub>DD0</sub> Note	V
	VIH2	P10, P11, P13, P14, P16,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	0.8 EVDD0		$EV_{DD0}^{Note}$	V
		P17, P30, P41, P43, P50, P52 to P54, P60 to P63, P70, P71, P73, P75 to P77, P107, P120, P125, P150, P152, P153 (Schmitt 3 mode)	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	0.85 EVDD0		EV <sub>DD0</sub> Note	V
	VIH3	P10, P11, P13, P14, P16,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	2.2		EV <sub>DD0</sub> Note	V
		P17, P30, P54, P62, P63, P70, P71, P73, P125 (TTL mode)	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	2.0		EV <sub>DD0</sub> Note	V
	VIH4	P33, P34, P80 to P87, P90	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0.8 Vdd		Vdd	V
		to P97, P100 to P105, P137 (fixed to Schmitt 3 mode)	$2.7~\text{V} \leq \text{V}_{\text{DD}} < 4.0~\text{V}$	0.85 Vdd		Vdd	V
	Vih5	RESET	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0.65 Vdd		Vdd	V
		(fixed to Schmitt 1 mode)	$2.7~V \leq V_{\text{DD}} < 4.0~V$	0.7 Vdd		Vdd	V
	VIH6 P121 to P124, EXCLK,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0.8 Vdd		Vdd	V	
		EXCLKS (fixed to Schmitt 2 mode)	$2.7~\text{V} \leq \text{V}_{\text{DD}} < 4.0~\text{V}$	0.8 Vdd		Vdd	V

# $(T_A = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$



Note The maximum value of V<sub>IH</sub> of the pins P10 to P17, P32, P60 to P63, P70 to P72, and P120 is EV<sub>DD0</sub>, even in N-ch open-drain mode.



Items	Symbol	Conditio	ns	MIN.	TYP.	MAX.	Unit
Input voltage, low	VIL1	P00 to P03, P10 to P17, P30	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	0		0.35 EVDD0	V
		to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157 (Schmitt 1 mode)	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	0		0.3 EVDD0	V
	VIL2	P10, P11, P13, P14, P16,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	0		0.5 EVDD0	V
		P17, P30, P41, P43, P50, P52 to P54, P60 to P63, P70, P71, P73, P75 to P77, P107, P120, P125, P150, P152, P153 (Schmitt 3 mode)	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	0		0.4 EVddo	V
	VIL3	P10, P11, P13, P14, P16,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	0		0.8	V
		P17, P30, P54, P62, P63, P70, P71, P73, P125 (TTL mode)	$2.7 \text{ V} \leq EV_{\text{DD0}} < 4.0 \text{ V}$	0		0.5	V
	VIL4	P33, P34, P80 to P87, P90 to	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0		0.5 Vdd	V
		P97, P100 to P105, P137 (fixed to Schmitt 3 mode)	$2.7 \text{ V} \leq \text{V}_{\text{DD}} < 4.0 \text{ V}$	0		0.4 Vdd	V
	VIL5	RESET	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0		0.35 Vdd	V
		(fixed to Schmitt 1 mode)	$2.7~V \leq V_{\text{DD}} < 4.0~V$	0		0.3 Vdd	V
	VIL6	P121 to P124, EXCLK,	$4.0~V \leq V_{\text{DD}} \leq 5.5~V$	0		0.2 Vdd	V
		EXCLKS (fixed to Schmitt 2 mode)	$2.7~\text{V} \leq \text{V}_{\text{DD}} < 4.0~\text{V}$	0		0.2 Vdd	V

## $(T_{A} = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$





Items	Symbol	Conditio	ons	MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to	4.0 V ≤ EV <sub>DD0</sub> ≤ 5.5 V, Іон1 = -5.0 mA	EV <sub>DD0</sub> - 0.9			V
		P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to	2.7 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V, Іон1 = -3.0 mA	EV <sub>DD0</sub> - 0.7			V
		P127, P130, P140, P150 to P157 (normal slew rate)	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ IOH1 = -1.0 mA	EV <sub>DD0</sub> - 0.5			V
	Vон2	P33, P34, P80 to P87, P90 to P97, P100 to P105	$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V \\ I_{\text{OH2}} = -100 \ \mu A \end{array}$	Vdd - 0.5			V
	Vонз	P10, P12, P14, P30, P120, P140	$\begin{array}{l} 4.0 \ V \leq E V_{\text{DD0}} \leq 5.5 \ \text{V}, \\ \\ \text{I}_{\text{OH3}} = -0.6 \ \text{mA} \end{array}$	EV <sub>DD0</sub> - 0.8			V
		(special slew rate)	2.7 V $\leq$ EV <sub>DD0</sub> $\leq$ 5.5 V, Іонз = -0.2 mA	EV <sub>DD0</sub> - 0.5			V
Output voltage, low	Vol1	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 8.5 \ mA \end{array} \end{array} \label{eq:DD1}$			0.7	V V V V
		P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 4.0 \ mA \end{array} \end{array} \label{eq:DD1}$	,		0.4	V
		P127, P130, P140, P150 to P157	$\begin{array}{l} 2.7 \ V \leq E V_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 4.0 \ mA \end{array} \end{array} \label{eq:DD1}$			0.7	V
		(normal slew rate)	$\begin{array}{l} 2.7 \ V \leq E V_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL1}} = 1.5 \ mA \end{array} \end{array} \label{eq:DD1}$			0.4	V
-	Vol2	P33, P34, P80 to P87, P90 to P97, P100 to P105	$\begin{array}{l} 2.7 \ V \leq V_{\text{DD}} \leq 5.5 \ V \\ I_{\text{OL2}} = 400 \ \mu A \end{array}$			0.4	V
	Vol3	P10, P12, P14, P30, P120, P140	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ I_{\text{OL3}} = 0.6 \ mA \end{array}$			0.8	V
	(special slew rate)	(special slew rate)	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $\text{Iol3} = 0.07 \text{ mA}$			0.5	V

### $(T_A = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$



Caution P10 to P17, P32, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.



Items	Symbol	Conditio	ons		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Іцні	P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157	VI = EVDD	0			1	μA
	ILIHI         P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157         VI = EVDDO           ILIH2         P33, P34, P80 to P87, P90 to P97, P100 to P105, P137, RESET         VI = VDD         In input port or external clock input         In input port or external clock input           ILIH3         P121 to P124 (X1, X2, EXCLK, EXCLKS)         VI = VDD         In input port or external clock input         In input port or external clock input           ILIH3         P00 to P03, P10 to P17, P30 to P32, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157         VI = EVsso         In input port or external clock input           ILUL2         P33, P34, P80 to P87, P90 to P97, P100 to P105, P137, RESET         VI = Vss         In input port or external clock input           ILUL2         P33, P34, P80 to P87, P90 to P97, P100 to P105, P137, RESET         VI = Vss         In input port or external clock input           ILUL3         P121 to P124 (X1, X2, EXCLK, EXCLKS)         VI = Vss         In input port or external clock input           ILUL3         P00 to P03, P10 to P17, P30 to P32, P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126, P127, P140, P150 to P157         Per pin, VI > EVDD0         In resonator connection           P121 to P124 (X1         P121 to P124, P150 to P157         Total of all pins, VI > EVDD0         In total of all pins, VI > EVDD0           P1	1	μA					
	Іцнз		VI = VDD				1	μA
							10	μA
Input leakage current, low	ILIL1	P40 to P47, P50 to P57, P60 to P67, P70 to P77, P106, P107, P120, P125 to P127, P140, P150 to P157		0			-1	μA
	ILIL2         P33, P34, P80 to P87, P90 to P97, P100 to P105, P137, RESET         VI = Vss	-1	μA					
	Ililis		VI = Vss				-1	μA
							-10	μA
Positive injected current Notes 1, 4	Iinjprms	P41 to P47, P50 to P57, P60 to P67, P75 to P77, P106, P107, P126,	Per pin, '	Vi > EVddo			0.4	mA
			Total of a	Il pins, Vı > EV <sub>DD0</sub>			4	mA
		P70 to P74, P80, P83 to P87 Note 2,	Per pin, Y	Vi > Vdd			0.15	mA
			Total of a	Il pins, Vı > Vdd			1	mA
		P81 to P84 Note 3	Total of all pins, VI > VDD				0.15	mA
On-chip pull-up resistance	Ru	P40 to P47, P50 to P57, P60 to P67,	VI = EVsso, in input port		10	20	100	kΩ

#### $(T_A = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

(6/6)

**Notes 1.** These specifications are not tested on sorting and are specified based on the device characterization.

- 2. For RL78/F24 product: P80, P86, P87
- **3.** For RL78/F23 product: P81, P82
- **4.** For RL78/F24 product, P85/ANI07/IVREF0 does not guarantee the electrical characteristics when a positive injection current is generated even if it is within the above specifications.

# Caution P10 to P17, P32, P60 to P63, P70 to P72, and P120 do not output high level in N-ch open-drain mode.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
  - 2.  $V_{\rm I}$  :This is the input voltage level to the port pins.



### 5.3.2 Supply Current Characteristics

#### (1) RL78/F24

#### $(T_A = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

(1/2)

Items	Symbol			Condition	าร		MIN.	TYP.	MAX.	Unit
Supply current	IDD1	Operating mode	Normal operation	High-speed on- chip oscillator	fін = 80 MHz	fclk = 40 MHz Notes 3, 4		10.8	21.0	mA
Note 1			Note 2	clock operation	fін = 40 MHz	$f_{CLK} = f_{IH} Notes 3, 4$		10.1	19.3	mA
					fін = 2 MHz	$f_{CLK} = f_{IH} Notes 3, 4$		1.7	4.2	mA
				Resonator	fмx = 20 MHz	$f_{CLK} = f_{MX}$ Notes 3, 5		5.6	11.3	mA
				operation	fмx = 2 MHz	$f_{CLK} = f_{MX}$ Notes 3, 5		1.5	3.9	mA
				Resonator operation	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	fclk = 40 MHz Notes 3, 6		10.6	21.0	mA
				(PLL operation) f	f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	fclk = 40 MHz Notes 3, 6		10.2	19.3	mA
				= fmx)	f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	fclk = 40 MHz Notes 3, 6		9.9	18.8	mA
				Subsystem clock operation (fsub = fexs)	fsuв = 32.768 kHz	$f_{CLK} = f_{SUB} Note 7$		7.6	1200	μA
				Low-speed on- chip oscillator clock operation	fı∟ = 15 kHz	$f_{CLK} = f_{IL} Note 8$		4.2	1200	μA

- **Notes 1.** Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, Vss, or EVss0. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.
  - 2. Current drawn when all the CPU instructions are executed.
  - **3.** The values below the MAX. column include the peripheral operation current (except for background operation (BGO)). However, the LVD circuit, A/D converter, D/A converter, and comparator are stopped.
  - **4.** When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
  - 5. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - 6. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - 7. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator are stopped, and with setting of ADSLP = 1.
  - **8.** When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.
- **Remarks 1.** fmx: High-speed system clock frequency
  - 2. fsub: Subsystem clock frequency
  - 3. fexs: External subsystem clock frequency
  - 4. fPLL: PLL clock frequency
  - 5. fin: High-speed on-chip oscillator clock frequency
  - 6. fil: Low-speed on-chip oscillator clock frequency
  - 7. fcLK: CPU/peripheral hardware clock frequency



Items	Symbol		Condition	s		MIN.	TYP.	MAX.	Unit
Supply current	IDD2	HALT mode Note 2	High-speed on-chip oscillator clock operation	fін = 80 MHz	f <sub>CLK</sub> = 40 MHz Note 5		3.4	13.0	mA
Notes 1, 3				fін = 40 MHz	$f_{CLK} = f_{IH} Note 5$		2.8	11.5	mA
				fін = 2 MHz	$f_{CLK} = f_{IH} Note 5$		0.5	2.5	mA
			Resonator operation	fмх = 20 MHz	$f_{\text{CLK}} = f_{\text{MX}}  {}^{\text{Note 6}}$		1.5	7.0	mA
				fмx = 2 MHz	$f_{CLK} = f_{MX} Note 6$		0.3	2.5	mA
			Resonator operation (PLL operation)	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz Note 7		3.2	13.0	mA
			(PLL input clock = f <sub>MX</sub> )	f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	f <sub>CLK</sub> = 40 MHz Note 7		2.9	11.5	mA
				f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	f <sub>CLK</sub> = 40 MHz Note 7		2.6	11.0	mA
			Subsystem clock operation (fsub = fexs)	fsuв = 32.768 kHz	fclk = fsub Note 8		0.8	730	μA
			Low-speed on-chip oscillator clock operation	fı∟ = 15 kHz	$f_{CLK} = f_{IL} Note 9$		0.8	730	μΑ
	Іддз	STOP mode Note 4	T <sub>A</sub> = +25°C	·			0.6		μA
			T <sub>A</sub> = +50°C					10	
			T <sub>A</sub> = +70°C					25	
			T <sub>A</sub> = +105°C					115	
			T <sub>A</sub> = +125°C					270	
			T <sub>A</sub> = +150°C					700	
	Isnoz	SNOOZE mode	DTC operation				7.0		mA

#### $(T_A = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$



- **Notes 1.** Total current flowing into VDD and EVDD0, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD0, Vss, or EVss0. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.
  - 2. When HALT mode is entered during fetch from the flash memory.
  - **3.** The values below the MAX. column include the peripheral operation current and STOP leakage current. However, the watchdog timer, LVD circuit, A/D converter, D/A converter, and comparator are stopped.
  - **4.** When high-speed system clock, subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - 5. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
  - 6. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - 7. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - **8.** When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.
  - **9.** When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.
- Remarks 1. fmx: High-speed system clock frequency
  - 2. fsub: Subsystem clock frequency
  - 3. fEXS: External subsystem clock frequency
  - 4. fPLL: PLL clock frequency
  - 5. fin: High-speed on-chip oscillator clock frequency
  - 6. fil: Low-speed on-chip oscillator clock frequency
  - 7. fclk: CPU/peripheral hardware clock frequency



Parameter	Symbol	Con	ditions	MIN.	TYP.	MAX.	Unit
Window watchdog timer operating current	WDT Notes 1, 2	fwdт = 15 kHz			0.3		μA
A/D converter operating current	ADC Note 3	When conversion at maximum speed	$AV_{REFP} = V_{DD} = 5.0 V$		1.3	1.7	mA
		When internal reference	e voltage is selected Note 5		75.0		μA
AVREFP current	ADREF Note 7	AVREFP = 5.0 V			65.0		μA
Sample-and-hold circuit operating current	ADSH Note 8				0.8	1.2	mA
LVD operating current	LVD Note 4				0.08		μA
D/A converter operating current	Idac				0.8	1.5	mA
Comparator operating current	Ісмр				50.0		μA
BGO operating current	BGO Note 6				2.5	12.2	mA

$(T_{A} = -40)$	to +150°C	27V < EVpp	$\sim 55VV$	s = EVsso = EVss	A = 0 V
(1A40)	$10 \pm 150$ C,	, <b>2</b> .7 V <u>&gt;</u> EVDDU	JD ⊇ <b>J.J V</b> , VS8	5 - EVSSU - EVSS	i – U V)

Notes 1. When the high-speed on-chip oscillator clock and high-speed system clock are stopped.

- 2. Current flowing only to the watchdog timer (including the operation current of the 15 kHz on-chip oscillator). The current value is the sum of IDD1, IDD2, or IDD3 and IWDT when the watchdog timer operates in STOP mode.
- **3.** Current flowing only to the A/D converter. The current value is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in operation mode or HALT mode.
- **4.** Current flowing only to the LVD circuit. The current value is the sum of IDD1, IDD2, or IDD3 and ILVD when the LVD circuit operates in operation mode, HALT mode, or STOP mode.
- **5.** Operating current that increases when the internal reference voltage is selected. This current flows even when conversion is stopped.
- 6. Current increased by the BGO operation. The current value is the sum of IDD1 or IDD2 and IBGO when the BGO operates in operation mode or HALT mode.
- **7.** Operating current that increases when the AV<sub>REFP</sub> is selected. This current flows even when conversion is stopped.
- **8.** Operating current that increases when the sample-and-hold circuit is used. This current flows for each analog input channel.



#### (2) RL78/F23

#### (T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

(1/2)

Items	Symbol			Condition	IS		MIN.	TYP.	MAX.	Unit		
Supply current	IDD1	Operating mode	Normal operation	High-speed on- chip oscillator	fін = 80 MHz	fclk = 40 MHz Notes 3, 4		9.7	18.0	mA		
Note 1			Note 2	clock operation	fін = 40 MHz	$f_{CLK} = f_{IH} Notes 3, 4$		9.0	16.5	mA		
					fін = 2 MHz	fclk = fih Notes 3, 4		1.6	3.2	mA		
				Resonator	fмх = 20 MHz	$f_{CLK} = f_{MX} Notes 3, 5$		5.0	9.5	mA		
				operation	fмx = 2 MHz	$f_{CLK} = f_{MX} Notes 3, 5$		1.4	3.0	mA		
				operation (PLL operation) (PLL input clock	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	fclk = 40 MHz Notes 3, 6		9.2	18.0	mA		
						(PLL input clock	(PLL input clock	fpll = 40 MHz, fмx = 20 MHz	f <sub>CLK</sub> = 40 MHz Notes 3, 6		9.0	16.5
				= IMX)	f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	fclk = 40 MHz Notes 3, 6		8.6	16.0	mA		
				Subsystem clock operation (fsub = fexs)	fsuв = 32.768 kHz	$f_{CLK} = f_{SUB} Note 7$		6.5	600	μA		
				Low-speed on- chip oscillator clock operation	f⊫ = 15 kHz	$f_{CLK} = f_{IL}^{Note 8}$		3.3	600	μA		

- **Notes 1.** Total current flowing into VDD and EVDDO, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO, VSS, or EVSSO. However, not including the current flowing into the I/O buffer and on-chip pull-up/pull-down resistors.
  - 2. Current drawn when all the CPU instructions are executed.
  - **3.** The values below the MAX. column include the peripheral operation current (except for background operation (BGO)). However, the LVD circuit and A/D converter are stopped.
  - 4. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
  - 5. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - 6. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - 7. When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator are stopped, and with setting of ADSLP = 1.
  - **8.** When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.
- Remarks 1. fmx: High-speed system clock frequency
  - 2. fsub: Subsystem clock frequency
  - 3. fexs: External subsystem clock frequency
  - **4.** fPLL: PLL clock frequency
  - 5. fin: High-speed on-chip oscillator clock frequency
  - 6. fil: Low-speed on-chip oscillator clock frequency
  - 7. fcLK: CPU/peripheral hardware clock frequency



Items	Symbol		Conditions	6		MIN.	TYP.	MAX.	Unit
Supply current	Idd2	HALT mode Note 2	High-speed on-chip oscillator clock	fıн = 80 MHz	f <sub>CLK</sub> = 40 MHz Note 5		3.4	12.0	mA
Notes 1, 3			operation	fін = 40 MHz	fclk = fih Note 5		2.8	10.5	mA
				fін = 2 MHz	$f_{\text{CLK}} = f_{\text{IH}}  {}^{\text{Note 5}}$		0.5	1.9	mA
			Resonator operation	fмх = 20 MHz	$f_{CLK} = f_{MX} Note 6$		1.5	6.0	mA
				fмх = 2 MHz	$f_{CLK} = f_{MX} Note 6$		0.3	1.9	mA
			Resonator operation (PLL operation)	f <sub>PLL</sub> = 80 MHz, f <sub>MX</sub> = 20 MHz	fclk = 40 MHz Note 7		3.1	12.0	mA
			(PLL input clock = f <sub>MX</sub> )	f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 20 MHz	fclk = 40 MHz Note 7		2.8	10.5	mA
				f <sub>PLL</sub> = 40 MHz, f <sub>MX</sub> = 4 MHz	fclk = 40 MHz Note 7		2.5	10.0	mA
			Subsystem clock operation (fsub = fexs)	fsuв = 32.768 kHz	fclk = fsub Note 8		0.7	320	μA
			Low-speed on-chip oscillator clock operation	fı∟ = 15 kHz	$f_{CLK} = f_{IL} Note 9$		0.7	320	μA
	IDD3	STOP mode Note 4	T <sub>A</sub> = +25°C	-			0.5		μA
			T <sub>A</sub> = +50°C					4.5	
			T <sub>A</sub> = +70°C					9.0	
			T <sub>A</sub> = +105°C					51	
			T <sub>A</sub> = +125°C					110	
			T <sub>A</sub> = +150°C					300	
	Isnoz	SNOOZE mode	DTC operation				6.0		mA

#### $(T_A = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$



- **Notes 1.** Total current flowing into VDD and EVDDO, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO, VSS, or EVSSO. However, not including the current flowing into the I/O buffer and onchip pull-up/pull-down resistors.
  - 2. When HALT mode is entered during fetch from the flash memory.
  - **3.** The values below the MAX. column include the peripheral operation current and STOP leakage current. However, the watchdog timer, LVD circuit, and A/D converter are stopped.
  - **4.** When high-speed system clock, subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - 5. When high-speed system clock, subsystem clock, PLL clock, and low-speed on-chip oscillator clock are stopped.
  - 6. When subsystem clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - 7. When subsystem clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped.
  - **8.** When high-speed system clock, PLL clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.
  - **9.** When high-speed system clock, subsystem clock, PLL clock, and high-speed on-chip oscillator clock are stopped, and with setting of ADSLP = 1.
- Remarks 1. fmx: High-speed system clock frequency
  - 2. fsub: Subsystem clock frequency
  - 3. fEXS: External subsystem clock frequency
  - 4. fPLL: PLL clock frequency
  - 5. fin: High-speed on-chip oscillator clock frequency
  - 6. fil: Low-speed on-chip oscillator clock frequency
  - 7. fcLK: CPU/peripheral hardware clock frequency



Parameter	Symbol	Cond	ditions	MIN.	TYP.	MAX.	Unit
Window watchdog timer operating current	WDT Notes 1, 2	fwot = 15 kHz			0.3		μA
A/D converter operating current	ADC Note 3	When conversion at maximum speed	$AV_{REFP} = V_{DD} = 5.0 V$		1.3	1.7	mA
		When internal reference voltage is selected Note 5			75.0		μA
AVREFP current	ADREF Note 7	AVREFP = 5.0 V			65.0		μA
Sample-and-hold circuit operating current	ADSH Note 8				0.8	1.2	mA
LVD operating current	LVD Note 4				0.08		μA
BGO operating current	BGO Note 6				2.5	12.2	mA

#### $(T_A = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Notes 1. When the high-speed on-chip oscillator clock and high-speed system clock are stopped.

- **2.** Current flowing only to the watchdog timer (including the operation current of the 15 kHz on-chip oscillator). The current value is the sum of IDD1, IDD2, or IDD3 and IWDT when the watchdog timer operates in STOP mode.
- **3.** Current flowing only to the A/D converter. The current value is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in operation mode or HALT mode.
- **4.** Current flowing only to the LVD circuit. The current value is the sum of IDD1, IDD2, or IDD3 and ILVD when the LVD circuit operates in operation mode, HALT mode, or STOP mode.
- **5.** Operating current that increases when the internal reference voltage is selected. This current flows even when conversion is stopped.
- 6. Current increased by the BGO operation. The current value is the sum of IDD1 or IDD2 and IBGO when the BGO operates in operation mode or HALT mode.
- **7.** Operating current that increases when the AV<sub>REFP</sub> is selected. This current flows even when conversion is stopped.
- **8.** Operating current that increases when the sample-and-hold circuit is used. This current flows for each analog input channel.



# 5.4 AC Characteristics

# 5.4.1 Basic Operation

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсү	High-speed on-chip oscill	lator clock operation	0.025		0.5	μs
instruction execution time)		High-speed system clock	operation	0.05		0.5	μs
		PLL clock operation		0.025		0.5	μs
		Subsystem clock operation	on	28.5	30.5	34.5	μs
		Low-speed on-chip oscilla	ator clock operation		66.6		μs
		In self programming mod	e	0.025		0.5	μs
CPU/peripheral hardware clock frequency	fсıк			0.025		66.6	μs
External system clock	fex			2.0		20.0	MHz
frequency	fexs			29		35	kHz
External system clock input	texh, texl			24			ns
high-level width, low-level width	tex∺s, tex∟s			13.7			μs
TI00 to TI07, TI10 to TI17 input high-level width, low- level width	t⊤ıн, t⊤ı∟			1/fмск+10			ns
TO00 to TO07,	fто	Normal slew rate,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			16	MHz
TO10 to TO17,		C = 30 pF	$2.7 \text{ V} \leq EV_{\text{DD0}} < 4.0 \text{ V}$			8	MHz
TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, TRJIO0, TRJO0 output frequency		TO01, TO06, TO07, TO11, TO13, TRDIOC0, TRDIOD0, TRDIOD1, TRJO0 only, Special slew rate, C = 30 pF				2	MHz
PCLBUZ0 output frequency	<b>f</b> PCL	Normal slew rate	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			16	MHz
		C = 30 pF	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			8	MHz
		Special slew rate C = 30 pF				2	MHz
Timer RJ input cycle	tc	TRJIO0		100			ns
Timer RJ input high-level width, low-level width	tтлн, tтл∟	TRJIO0		40			ns
Timer RDe input high-level, low-level width	tтdін, tтdi∟	TRDIOC0, TRDIOC1, TR	IRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, IRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1, IRDCLK0, TRD0RES, TRD1RES				ns
Timer RDe pulse output	<b>t</b> TDSIL	P137/INTP0	$2 \text{ MHz} < f_{CLK} \le 40 \text{ MHz}$	1			μs
forced cutoff signal low- level width			$f_{CLK} \leq 2 MHz$	1/fськ + 1			μs

# Caution Excluding the error in oscillation frequency accuracy.

Remarks 1. fMCK: Timer array unit operation clock frequency

2. ftrd: Timer RDe operation clock frequency




(T₄ = -40 to +150°C, 2.7 V ≤ EV <sub>DD0</sub> = EV <sub>DD1</sub> = V <sub>DD</sub> ≤ 5.5 V, Vss = EV <sub>SS0</sub> = EV <sub>SS1</sub> = 0 V)							(2/2)
Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Interrupt input high-level width, low-level width	tinth, tintl	INTP0 to INTP13 Note 1	INTP0 to INTP13 Note 1				μs
KR0 to KR7 key interrupt input low-level width	tĸĸ			250			ns
RESET low-level width	trsl	Note 1		10			μs
Port output rise time, port	tro, tro	P00 to P03, P10 to P17,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$			25	ns
output fall time		$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}$			55	ns	
		P10, P12, P14, P30, P120,	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$		25 Note 2	60	ns
		P140 (special slew rate) C = 30 pF	$2.7~V \leq EV_{\text{DD0}} < 4.0~V$			100	ns

# $(T_A = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Notes 1. Pins RESET, INTP0 to INTP3, INTP12, and INTP13 have noise filters for transient levels lasting less than 100 ns.

**2.** T<sub>A</sub> = +25°C, EV<sub>DD0</sub> = 5.0 V


### **AC Timing Test Points**






TRJO0

# **External System Clock Timing**






## Interrupt Request Input Timing



**Output Rising and Falling Timing** 





### 5.5 Peripheral Functions Characteristics


#### 5.5.1 Serial Array Unit

#### (1) During communication at same potential (UART mode) (dedicated baud rate generator output)


#### $(T_A = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Transfer rate	-					fмск/6	bps
		fclк = 40 MHz,	Normal slew rate			6.6	Mbps
		fмск = fclk	Special slew rate			2	Mbps

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Caution Select the normal input buffer for the RXD0 pin and RXD1 pin and normal output mode for the TXD0 pin and TXD1 pin.

Remark fmck: Serial array unit operation clock frequency



# (2) During communication at same potential (CSI mode) (master mode, SCKp ... internal clock output, normal slew rate)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkCY1		150 Note 5			ns
SCKp high-level width, low-level width	tĸнı, tĸ∟ı	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	tkcy1/2-12			ns
		$2.7~V \leq EV_{\text{DD0}} < 4.0~V$	tkcy1/2-18			ns
SIp setup time (to SCKp↑) Note 1	tsik1	$4.0~V \leq EV_{\text{DD0}} \leq 5.5~V$	44			ns
		$2.7~V \leq EV_{\text{DD0}} < 4.0~V$	55			ns
SIp hold time (from SCKp↑) <sup>Note 2</sup>	tksi1		30			ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	tkso1	C = 30 pF <sup>Note 4</sup>			30	ns

 $(T_A = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ 

**Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.
 The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.

3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp<sup>↑</sup>" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

- 4. C is the load capacitance of the SCKp and SOp output lines.
- **5.**  $t_{KCY1} \ge 4/f_{CLK}$  must also be satisfied.

Caution Select the normal input buffer for the SIp pin and normal output mode for the SOp pin and SCKp pin.

**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)



# (3) During communication at same potential (CSI mode) (master mode, SCKp ... internal clock output, special slew rate)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkCY1		500 Note 5			ns
SCKp high-level width, low-level width	tĸнı, tĸ∟ı		tксү1/2 - 60			ns
SIp setup time (to SCKp↑) Note 1	tsik1		120			ns
SIp hold time (from SCKp↑) <sup>Note 2</sup>	tksi1		80			ns
Delay time from SCKp $\downarrow$ to SOp output <sup>Note 3</sup>	tkso1	C = 30 pF <sup>Note 4</sup>			90	ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. **2.** When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.

- The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 4. C is the load capacitance of the SCKp and SOp output lines.
- **5.**  $t_{KCY1} \ge 4/f_{CLK}$  must also be satisfied.
- Caution Select the normal input buffer for the SIp pin and normal output mode and special slew rate for the SOp pin and SCKp pin.
- **Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)



# (4) During communication at same potential (CSI mode) (slave mode, SCKp ... external clock input, normal slew rate)

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	<b>t</b> ксү2	32 MHz < f	мск	<b>10/</b> fмск			ns
		fмск ≤ 32 M	Hz	8/fмск			ns
SCKp high-level width, low-level width	<b>t</b> кн2, <b>t</b> кL2			<b>t</b> ксү2/2			ns
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsik2			1/fмск + 20			ns
SIp hold time (from SCKp↑) <sup>Note 2</sup>	tĸsı2			1/fмск + 31			ns
Delay time from SCKp $\downarrow$ to	tkso2	C = 30 pF	$4.0 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \leq 5.5 \text{ V}$			2/fмск + 44	ns
SOp output Note 3		Note 4	$2.7 \text{ V} \leq \text{V}_{\text{DD}} = \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} < 4.0 \text{ V}$			2/fмск + 60	ns
SSIp setup time	tssik	DAP = 0		120			ns
		DAP = 1	AP = 1				ns
SSIp hold time	tkssi	DAP = 0	DAP = 0				ns
		DAP = 1		120			ns

 $(T_A = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

- The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. **2.** When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.
- The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 4. C is the load capacitance of the SCKp and SOp output lines.
- Caution Select the normal input buffer for the SIp, SCKp and SSIp pins and normal output mode for the SOp pin.

**Remarks 1.** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

2. fmck: Serial array unit operation clock frequency



# (5) During communication at same potential (CSI mode) (slave mode, SCKp ... external clock input, special slew rate)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	<b>t</b> ксү2	20 MHz < fмск	10/fмск			ns
		10 MHz < fmck $\leq$ 20 MHz	8/fмск			ns
		fмск ≤ 10 MHz	6/fмск			ns
SCKp high-level width, low-level width	tkh2, tkl2		tксү2/2			ns
SIp setup time (to SCKp↑) <sup>Note1</sup>	tsik2		1/fмск + 50			ns
SIp hold time (from SCKp↑) <sup>Note 2</sup>	tksi2		1/fмск + 50			ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	tkso2	C = 30 pF <sup>Note 4</sup>			2/fмск + 80	ns
SSIp setup time	tssiк	DAP = 0	120			ns
		DAP = 1	1/fмск + 120			ns
SSIp hold time	tkssi	DAP = 0	1/fмск + 120			ns
		DAP = 1	120			ns

(	T <sub>A</sub> = -40 to +150°C,	4.0 V ≤ EVDD0 = E	$V_{DD1} = V_{DD} \leq 5.5$	V. Vss = EVsso =	$EV_{SS1} = 0 V$
•				-,	

**Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. **2.** When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.

The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The delay time to SOp output becomes "from SCKp $\uparrow$ " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


4. C is the load capacitance of the SCKp and SOp output lines.

# Caution Select the normal input buffer for the SIp, SCKp and SSIp pins and normal output mode and special slew rate for the SOp pin.


**Remarks 1.** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)


2. fmck: Serial array unit operation clock frequency






#### CSI mode connection diagram (during communication at same potential)





**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)





# CSI mode serial transfer timing (during communication at same potential) (When DAPmn= 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)

**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)




# (6) During communication at same potential (simplified I<sup>2</sup>C mode)

(SDAr: N-ch open-drain output (EVDD tolerance) mode, SCLr: normal output mode)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCLr clock frequency	fsc∟				1000 <sup>Note</sup>	kHz
Hold time when SCLr = "L"	tLOW		475			ns
Hold time when SCLr = "H"	tніgн		475			ns
Data setup time (reception)	tsu:dat		1/fмск + 85			ns
Data hold time (transmission)	thd:dat	$C_b$ = 50 pF, $R_b$ = 2.7 k $\Omega$	0		305	ns

**Note**  $f_{CLK} \le f_{MCK}/4$  must also be satisfied.

### Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



# Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)



# Caution Select the normal input buffer and N-ch open-drain output mode for the SDAr pin and normal output mode for the SCLr pin.

- **Remarks 1.** R<sub>b</sub> [Ω]: Communication line (SDAr) pull-up resistance, C<sub>b</sub> [F]: Communication line (SCLr, SDAr) load capacitance
  - **2.** r: IICr (r = 00, 01, 10, 11)
  - 3. fmck: Serial array unit operation clock frequency




# (7) During communication at same potential (simplified I<sup>2</sup>C mode) (SDAr and SCLr: N-ch open-drain output (EV<sub>DD</sub> tolerance) mode)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	fsc∟			400 Note	kHz
Hold time when SCLr = "L"	t∟ow	$\label{eq:VDD} \begin{split} 4.0 \ V &\leq V_{\text{DD}} \leq 5.5 \ V, \\ C_{\text{b}} &= 100 \ pF, \ R_{\text{b}} = 1.7 \ k\Omega \end{split}$	1300		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \ V \leq V_{\text{DD}} < 4.0 \ V, \\ C_{\text{b}} = 100 \ pF, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$			
Hold time when SCLr = "H"	tніgн	$\label{eq:VDD} \begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, \\ C_{\text{b}} = 100 \; p\text{F}, \; R_{\text{b}} = 1.7 \; k\Omega \end{array}$	600		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \mbox{ V} \leq \mbox{V}_{\mbox{DD}} < 4.0 \mbox{ V}, \\ C_b = 100 \mbox{ pF}, \mbox{ R}_b = 2.7 \mbox{ k}\Omega \end{array}$			
Data setup time (reception)	tsu:dat	$\begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, \\ C_{b} = 100 \; pF, \; R_{b} = 1.7 \; k\Omega \end{array} \label{eq:eq:constraint}$	1/fмск + 120		ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \mbox{ V} \leq \mbox{V}_{\mbox{DD}} < 4.0 \mbox{ V}, \\ C_b = 100 \mbox{ pF}, \mbox{ R}_b = 2.7 \mbox{ k}\Omega \end{array}$	1/fмск + 270		ns
Data hold time (transmission)	thd:dat	$\label{eq:VDD} \begin{array}{l} 4.0 \; V \leq V_{\text{DD}} \leq 5.5 \; V, \\ C_{\text{b}} = 100 \; pF, \; R_{\text{b}} = 1.7 \; k\Omega \end{array}$	0	300	ns
		$\label{eq:VDD} \begin{array}{l} 2.7 \mbox{ V} \leq \mbox{V}_{DD} < 4.0 \mbox{ V}, \\ C_b = 100 \mbox{ pF}, \mbox{ R}_b = 2.7 \mbox{ k}\Omega \end{array}$			

#### $(T_A = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

**Note**  $f_{CLK} \le f_{MCK}/4$  must also be satisfied.


#### Simplified I<sup>2</sup>C mode connection diagram (during communication at same potential)



#### Caution Select the normal input buffer and N-ch open-drain output mode for the SDAr pin and SCLr pin.

- **Remarks 1.** R<sub>b</sub> [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub> [F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - **2.** r: IICr (r = 00, 01, 10, 11)
  - 3. fMCK: Serial array unit operation clock frequency





# Simplified I<sup>2</sup>C mode serial transfer timing (during communication at same potential)

**Remark** r: IICr (r = 00, 01, 10, 11)




# (8) Communication at different potential (UART mode) (TXD output buffer: N-ch open-drain, RXD input buffer: TTL)

Parameter	Symbol		Condition	IS	MIN.	TYP.	MAX.	Unit
Transfer rate	-	Reception	$2.7~V \leq V_b \leq EV_{DD0},$				fмск/6	bps
			VIL = 0.8 V max	Theoretical value of the maximum transfer rate $^{Note}$ (C <sub>b</sub> = 30 pF)			4.0	Mbps
		Transmission	$\begin{array}{l} 2.7 \ V \leq V_b \leq EV_{DD0}, \\ V_{OH} = 2.2 \ V, \\ V_{OL} = 0.8 \ V \end{array}$				Smaller number of the values given by fмск/6 and expression 1 is applicable.	bps
				Theoretical value of the maximum transfer rate $^{Note}$ (C <sub>b</sub> = 30 pF) Normal slew rate			4.0	Mbps


 $(T_{A} = -40 \text{ to } +150^{\circ}\text{C}, 4.0 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

**Note** Expression 1: Maximum transfer rate =  $1 / [{-Cb \times Rb \times ln (1 - 2.2/Vb)} \times 3]$ 

### UART mode connection diagram (during communication at different potential)







# UART mode bit width (during communication at different potential) (reference)

# Caution Select the TTL input buffer for the RXD0 pin and RXD1 pin and N-ch open-drain output mode for the TXD0 pin and TXD1 pin.

- **Remarks 1.** R<sub>b</sub> [Ω]: Communication line (TXD) pull-up resistance, C<sub>b</sub> [F]: Communication line (TXD) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - 2. fmck: Serial array unit operation clock frequency



# (9) During communication at different potential (3-V supply system) (CSI mode) (master mode, SCKp ... internal clock output, normal slew rate)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCKp cycle time	tkcy1	$\label{eq:linear} \begin{array}{l} 2.7 \ V \ \leq V_b \leq EV_{DD0}, \\ \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	400 Note 3			ns
SCKp high-level width	tкнı	$\label{eq:linear} \begin{array}{l} 2.7 \ V \ \leq V_b \leq EV_{DD0}, \\ \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	tксү1/2 - 75			ns
SCKp low-level width	tĸ∟ı	$\label{eq:linear} \begin{array}{l} 2.7 \ V \ \leq V_b \leq EV_{DD0}, \\ \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	tксү1/2 - 20			ns
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsiĸ1	$\label{eq:linear} \begin{array}{l} 2.7 \ V \ \leq V_b \leq EV_{DD0}, \\ \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	150			ns
SIp setup time (to SCKp↓) <sup>Note 2</sup>	tsıĸı	$\label{eq:linear} \begin{array}{l} 2.7 \ V \ \leq V_b \leq EV_{DD0}, \\ \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	70			ns
SIp hold time (from SCKp <sup>↑</sup> ) Note 1	tksi1	$\label{eq:linear} \begin{array}{l} 2.7 \ V \ \leq V_b \leq EV_{DD0}, \\ \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	30			ns
SIp hold time (from SCKp↓) <sup>Note 2</sup>	tksi1	$\label{eq:linear} \begin{array}{l} 2.7 \ V \ \leq V_b \leq EV_{DD0}, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	30			ns
Delay time from SCKp↓ to SOp output <sup>Note1</sup>	tkso1	$\label{eq:linear} \begin{array}{l} 2.7 \ V \ \leq V_b \leq EV_{DD0}, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$			120	ns
Delay time from SCKp↑ to SOp output <sup>Note2</sup>	tkso1	$\label{eq:linear} \begin{array}{l} 2.7 \ V \ \leq V_b \leq E V_{DD0}, \\ C_b = 30 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$			40	ns

$(T_{A} = -40 \text{ to } +150^{\circ}\text{C})$	$40V \leq FV_{DD0} = F$	$V_{DD1} = V_{DD} \le 5.5 V$	, Vss = EVsso = EVss1 = 0 V)	
	, 4.0 V _ LVDD0 - L	$v_{001} - v_{00} \ge 0.0 v_{0}$	, v ss - L v ssu - L v ssu - U v j	

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

- 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **3.**  $t_{KCY1} \ge 4/f_{CLK}$  must also be satisfied.

## CSI mode connection diagram (during communication at different potential)




# Caution Select the TTL input buffer for the SIp pin and N-ch open-drain output mode for the SOp pin and SCKp pin.

- **Remarks 1.** R<sub>b</sub> [Ω]: Communication line (SCKp, SOp) pull-up resistance, C<sub>b</sub> [F]: Communication line (SOp, SCKp) load capacitance, V<sub>b</sub> [V]: Communication line voltage
  - **2.** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)
  - **3.** AC characteristics of the serial array unit during communication at different potential in CSI mode are measured with the VIH and VIL below:


When 4.0 V  $\leq$  EV\_{DD0}  $\leq$  5.5 V, 2.7 V  $\leq$  Vb  $\leq$  4.0 V: VIH = 2.2 V, VIL = 0.8 V





# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)

# CSI mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn= 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)



**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)



# (10) During communication at different potential (3-V supply system) (CSI mode) (slave mode, SCKp ... external clock input, normal slew rate)

Parameter	Symbol		Conditions		TYP.	MAX.	Unit
SCKp cycle time	tkCY2	$2.7~V \leq V_b \leq V_{DD}$	32 MHz < fмск	<b>20/f</b> мск			ns
			24 MHz < fмск ≤ 32 MHz	<b>16/f</b> мск			ns
			20 MHz < fмск ≤ 24 MHz	<b>12/f</b> мск			ns
			8 MHz < fмск ≤ 20 MHz	10/fмск			ns
			4 MHz < fмск ≤ 8 MHz	8/fмск			ns
			fмск ≤ 4 MHz	6/fмск			ns
SCKp high-level width,	<b>t</b> кн2,	$2.7~V \leq V_b \leq V_{DD}$		tксү₂/2 – 20			ns
low-level width	tĸL2						
SIp setup time (to SCKp↑) <sup>Note 1</sup>	tsık2			90			ns
SIp hold time (from SCKp↑) <sup>Note 2</sup>	tksi2			1/fмск + 50			ns
Delay time from SCKp↓ to SOp output <sup>Note 3</sup>	tkso2	$2.7~V \leq V_b \leq V_{DD},$	$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$			2/fмск + 120	ns
SSIp setup time	tssik	DAP = 0		120			ns
		DAP = 1		1/fмск + 120			ns
SSIp hold time	tkssi	DAP = 0		1/fмск + 120			ns
		DAP = 1		120			ns

(	$T_{A} = -40$ to +150°C.	$4.0 V \leq EV_{DD0} = EV_D$	$D1 = VDD \leq 5.5 V. VSS$	$= EV_{SS0} = EV_{SS1} = 0 V$
	17 4010 100 0	,		

**Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The SIp setup time becomes "to SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0.


2. When DAPmn = 0 and CKPmn = 0 or DAPmn = 1 and CKPmn = 1.

The SIp hold time becomes "from SCKp $\downarrow$ " when DAPmn = 0 and CKPmn = 1 or DAPmn = 1 and CKPmn = 0. 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.



# CSI mode connection diagram (during communication at different potential)




# Caution Select the TTL input buffer for the SIp, SCKp and SSIp pins and N-ch open-drain output mode for the SOp pin.

# **Remarks 1.** R<sub>b</sub> [Ω]: Communication line (SOp) pull-up resistance, C<sub>b</sub> [F]: Communication line (SOp) load capacitance, V<sub>b</sub> [V]: Communication line voltage

- **2.** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)
- AC characteristics of the serial array unit during communication at different potential in CSI mode are measured with the V<sub>IH</sub> and V<sub>IL</sub> below:


When 4.0 V  $\leq$  EV\_{DD0}  $\leq$  5.5 V, 2.7 V  $\leq$  Vb  $\leq$  4.0 V: ViH = 2.2 V, ViL = 0.8 V





# CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1)

CSI mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn= 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0)



**Remark** p: CSIp (p = 00, 01, 10, 11), m: Unit m (m = 0, 1), n: Channel n (n = 0, 1)

R01DS0446EJ0110 Rev.1.10 Jun 30, 2024




(11) During communication at different potential (3-V supply system) (simplified I<sup>2</sup>C mode)
 (SDAr: TTL input buffer mode or N-ch open-drain output (EVDD tolerance) mode, SCLr: N-ch open-drain output (EVDD tolerance) mode)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCLr clock frequency	fsc∟	$\label{eq:Vb} \begin{array}{l} 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 100 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$		400 Note	kHz
Hold time when SCLr = "L"	t∟ow	$\label{eq:V_b} \begin{array}{l} 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 100 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$	1200		ns
Hold time when SCLr = "H"	tніgн	$\label{eq:V_b} \begin{array}{l} 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 100 \ p\text{F}, \ R_b = 1.4 \ k\Omega \end{array}$	600		ns
Data setup time (reception)	tsu:dat	$\label{eq:Vb} \begin{array}{l} 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 100 \ p\text{F}, \ R_b = 1.4 \ k\Omega \end{array}$	135 + 1/fмск		ns
Data hold time (transmission)	thd:dat	$\label{eq:V} \begin{array}{l} 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 100 \ p\text{F}, \ R_b = 1.4 \ k\Omega \end{array}$	0	140	ns


 $(T_A = -40 \text{ to } +150^{\circ}\text{C}, 4.0 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

**Note**  $f_{SCL} \leq f_{MCK}/4$  must also be satisfied.

## Simplified I<sup>2</sup>C mode connection diagram (during communication at different potential)



# Simplified I<sup>2</sup>C mode serial transfer timing (during communication at different potential)



# Caution Select the TTL input buffer and the N-ch open-drain output mode for the SDAr pin and N-ch open-drain output mode for the SCLr pin.

**Remarks 1.** R<sub>b</sub> [Ω]: Communication line (SDAr, SCLr) pull-up resistance, C<sub>b</sub> [F]: Communication line (SDAr, SCLr) load capacitance, V<sub>b</sub> [V]: Communication line voltage

2. fmck: Serial array unit operation clock frequenc



# 5.5.2 Serial Interface IICA


Parameter	Symbol	Conditions	Norma	al Mode	Fast	Mode	Fast Mo	ode Plus	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fsc∟	Fast mode plus: 10 MHz ≤ fc∟ĸ					0	1000	kHz
		Fast mode: 3.5 MHz ≤ fcLĸ			0	400			kHz
		Normal mode: 1 MHz ≤ fcLK	0	100					kHz
Setup time of restart condition Note 1	tsu:sta		4.7		0.6		0.26		μs
Hold time	thd:sta		4.0		0.6		0.26		μs
Hold time when SCLA0 = "L"	tLOW		4.7		1.3		0.5		μs
Hold time when SCLA0 = "H"	tніgн		4.0		0.6		0.26		μs
Data setup time (reception)	tsu:dat		250		100		50		ns
Data hold time (transmission) Note 2	thd:dat		0	3.45	0	0.9	0		μs
Setup time of stop condition	tsu:sto		4.0		0.6		0.26		μs
Bus-free time	<b>t</b> BUF		4.7		1.3		0.5		μs

# $(T_{A} = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

- **2.** The maximum value (MAX.) of the the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- **Remark** The maximum value of C<sub>b</sub> (communication line capacitance) and the value of R<sub>b</sub> (communication line pull-up resistor) at that time in each mode are as follows.

## IICA serial transfer timing





# 5.5.3 On-chip Debug (UART)

# (TA = -40 to +150°C, 2.7 V $\leq$ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> $\leq$ 5.5 V, Vss = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V) Parameter Symbol Conditions MIN TYP

		MAX. Unit
Transfer rate         –         115.2 k         1 M	Transfer rate	1 M bps

# 5.5.4 LIN/UART Module (RLIN3) UART Mode

# $(T_{A} = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	-	Operation mode, HALT mode	LIN communication clock source (fclk or fmx): 4 to 40 MHz			4000	kbps
		SNOOZE mode	LIN communication clock source (fcLK): 2 to 40 MHz			9.6	


# 5.5.5 CAN-FD Communication Interface (RS-CANFD lite) Timing

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	-	Classical CAN mod	e			1	Mbps
		CAN-FD mode	Data bit rate			5	Mbps
		CAN-FD mode	Nominal bit rate			1	Mbps
Internal delay time Note	<b>t</b> NODE					50	ns

 $(T_A = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

**Note** tNODE = Internal input delay time (tINPUT) + Internal output delay time (tOUTPUT)

# Image of Internal delay





# 5.6 Analog Characteristics

# 5.6.1 A/D Converter Characteristics

## Classification of A/D converter characteristics

Reference Input channel	Reference voltage (+) = AV <sub>REFP</sub> Reference voltage (-) = AV <sub>REFM</sub>	Reference voltage (+) = V <sub>DD</sub> Reference voltage (-) = Vss
ANI0 to ANI5, ANI8 to ANI30	5.6.1 (1)	5.6.1 (2)
ANI6,ANI7	_	5.6.1 (2)
Internal reference voltage (+)	5.6.1 (1)	5.6.1 (2)

# (1) When Reference voltage (+) = AVREFP, Reference voltage (-) = AVREFM = 0 V, target ANI pin: ANI0 to ANI5, ANI8 to ANI30, Internal reference voltage (+)

 $(T_A = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{ V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{AV}_{\text{REFP}}, \text{ Reference voltage (-)} = \text{AV}_{\text{REFM}} = 0 \text{ V})$ (1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				12	bit
Overall error Note 1	ABS	ANI0 to ANI5, ANI8 to ANI23 Note 2, [4.5 V $\leq$ AV <sub>REFP</sub> = V <sub>DD</sub> $\leq$ 5.5 V]			±5.0	LSB
		ANI0 to ANI5, ANI8 to ANI23 Note <sup>2</sup> , [2.7 V $\leq$ AV <sub>REFP</sub> = V <sub>DD</sub> < 4.5 V]			±5.0	LSB
		ANI1, ANI2 Note 3, [4.5 V $\leq$ AV <sub>REFP</sub> = V <sub>DD</sub> $\leq$ 5.5 V], [0.25 V $\leq$ V <sub>AIN</sub> $\leq$ V <sub>DD</sub> - 0.25 V]			±6.0	LSB
		ANI1, ANI2 Note 3, [2.7 V $\leq$ AV <sub>REFP</sub> = V <sub>DD</sub> < 4.5 V], [0.25 V $\leq$ V <sub>AIN</sub> $\leq$ V <sub>DD</sub> - 0.25 V]			±8.0	LSB
		ANI24 to ANI30, [4.5 V $\leq$ AV <sub>REFP</sub> = V <sub>DD</sub> $\leq$ 5.5 V]			±11.0	LSB
		ANI24 to ANI30, [2.7 V $\leq$ AV <sub>REFP</sub> = V <sub>DD</sub> < 4.5 V]			±13.0	LSB
Integral linearity error Note 1	INL	ANI0 to ANI5, ANI8 to ANI23, [AVREFP = VDD]			±3.0	LSB
		ANI24 to ANI30, [AVREFP = VDD]			±7.0	LSB
Differential linearity error Note 1	DNL	ANI0 to ANI5, ANI8 to ANI23, [AVREFP = VDD]			±1.5	LSB
		ANI24 to ANI30, [AVREFP = VDD]			±3.5	LSB
Zero-scale error Note 1	ZSE	ANI0 to ANI5, ANI8 to ANI23 Note 2, [AVREFP = $VDD$ ]			±4.5	LSB
		ANI24 to ANI30, [AVREFP = VDD]			±8.5	LSB
Full-scale error Note 1	FSE	ANI0 to ANI5, ANI8 to ANI23 Note 2, [AVREFP = $V_{DD}$ ]			±4.5	LSB
		ANI24 to ANI30, [AVREFP = VDD]			±8.5	LSB

(Notes are at the end of this table.)



							(2/2)
Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Reference voltage (+)	AVREFP			2.7		Vdd	V
Analog input voltage	VAIN	A١	NIO to ANI5, ANI8 to ANI30	0		AVREFP	V
Internal reference voltage (+)	Vbgr	2.	$7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	1.38	1.45	1.5	V
Analog input slew rate	SR					0.4	V/µs
Operation clock	fad			2		40	MHz
Conversion time Note 4	<b>t</b> CONV	A	DCLK = 40MHz, input impedance $\leq 0.5 \text{ k}\Omega$				
(per 1 channel)			ANI0 to ANI5, ANI8 to ANI15 Note 2	1.125			μs
			ANI16 to ANI30	1.8			μs
			ANI1, ANI2 Note 3	2.1			μs

**Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).

- 2. In case that dedicated sample & hold circuit is not used.
- 3. In case that dedicated sample & hold circuit is used.

**4.** The A/D conversion processing time (t<sub>CONV</sub>) consists of sampling time and time for conversion by successive approximation.



# (2) When Reference voltage (+) = V<sub>DD</sub>, Reference voltage (-) = V<sub>SS</sub>, target ANI pin: ANI0 to ANI30, Internal reference voltage (+).

$(T_A = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \leq 5.5 \text{ V}, \text{ V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V}, \text{ Reference voltage (+)} = \text{V}_{\text{DD}},$
Reference voltage (-) = Vss)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	RES				12	bit
Overall error Note 1	ABS	ANI0 to ANI23 <sup>Note 2</sup> , $[4.5 V \le V_{DD} \le 5.5 V]$			±13.0	LSB
		ANI0 to ANI23 Note 2, $[2.7 V \le V_{DD} < 4.5 V]$			±15.0	LSB
		ANI1, ANI2 Note 3, [4.5 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V], [0.25 V $\leq$ V <sub>AIN</sub> $\leq$ V <sub>DD</sub> - 0.25 V]			±14.0	LSB
		ANI1, ANI2 Note 3, [2.7 V $\leq$ V <sub>DD</sub> $<$ 4.5 V], [0.25 V $\leq$ V <sub>AIN</sub> $\leq$ V <sub>DD</sub> - 0.25 V]			±16.0	LSB
		ANI24 to ANI30, [4.5 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V]			±19.0	LSB
		ANI24 to ANI30, [2.7 V ≤ V <sub>DD</sub> < 4.5 V]			±21.0	LSB
Integral linearity error Note 1	INL	ANI0 to ANI23			±7.0	LSB
		ANI24 to ANI30			±9.0	LSB
Differential linearity error Note 1	DNL	ANI0 to ANI23			±3.5	LSB
		ANI24 to ANI30			±5.5	LSB
Zero-scale error Note 1	ZSE	ANI0 to ANI23 Note 2			±14.5	LSB
		ANI24 to ANI30			±18.5	LSB
Full-scale error Note 1	FSE	ANI0 to ANI23 Note 2			±14.5	LSB
		ANI24 to ANI30			±18.5	LSB
Analog input voltage	Vain	ANI0 to ANI30	0		Vdd	V
Internal reference voltage (+)	Vbgr	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	1.38	1.45	1.5	V
Analog input slew rate	SR				0.4	V/µs
Operation clock	fad		2		40	MHz
Conversion time Note 4	tCONV	ADCLK = 40 MHz, input impedance $\leq 0.5 \text{ k}\Omega$				
(per 1 channel)		ANI0 to ANI15 Note 2	1.125			μs
		ANI16 to ANI30	1.8			μs
		ANI1, ANI2 Note 3	2.1			μs

**Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).

- 2. In case that dedicated sample & hold circuit is not used.
- 3. In case that dedicated sample & hold circuit is used.
- **4.** The A/D conversion processing time (t<sub>CONV</sub>) consists of sampling time and time for conversion by successive approximation.



# 5.6.2 D/A Converter Characteristics

Parameter	Symbol	(	MIN.	TYP.	MAX.	Unit	
Resolution	RES					8	bit
Overall error	AINL	Rload = 4 M $\Omega$	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			-2.5/+3.0	LSB
		Rload = 8 MΩ	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			-2.5/+3.0	LSB
Settling time	tse⊤	Cload = 20 pF	$2.7~V \leq V_{\text{DD}} \leq 5.5~V$			3	μs

## $(T_A = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

# 5.6.3 Comparator Characteristics

## $(T_A = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input offset voltage	VIOCMP			±5	±90	mV
Input voltage range	VICMP		0		Vdd	V
Response time	tcr, tcr	Input amplitude ±100 mV		70	700	ns
Stabilization wait time during input channel switching Note 1	twait	Input amplitude ±100 mV	800			ns
Operation stabilization wait time Note 2	tсмр	$3.3~V \le V_{\text{DD}} \le 5.5~V$	1			μs
		$2.7~V \leq V_{\text{DD}} < 3.3~V$	3			μs


Notes 1. Period of time from when the comparator input channel is switched until the comparator is switched to output.
 2. Period of time from when the comparator operation is enabled (HCMPON bit in CMPCTL is set to 1) until the comparator satisfies the DC/AC characteristics.

## 5.6.4 POR Circuit Characteristics

## (T<sub>A</sub> = -40 to +150°C, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage Note 1	Vpor	Power supply rise time	1.48	1.56	1.73	V
	Vpdr	Power supply fall time	1.47	1.55	1.71	V
Minimum pulse width Note 2	TPW		300			μs
Detection delay time	TPD				350	μs

- **Notes 1.** This indicates the POR circuit characteristics, and normal operation is not guaranteed under the condition of less than lower limit operation voltage (2.7 V).
  - 2. Minimum time required for a POR reset when VDD exceeds below VPDR.





# 5.6.5 LVD Circuit Characteristics

# (1) LVD detection voltage of interrupt mode or reset mode

## (TA = -40 to +150°C, VPDR $\leq$ EVDD0 = EVDD1 = VDD $\leq$ 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Pa	rameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	Supply voltage level	VLVD0	Power supply rise time	4.62	4.74	5.25	V
			Power supply fall time	4.52	4.64	5.11	V
		VLVD1	Power supply rise time	4.50	4.62	5.12	V
			Power supply fall time	4.40	4.52	4.98	V
		VLVD2	Power supply rise time	4.30	4.42	4.92	V
			Power supply fall time	4.21	4.32	4.76	V
		VLVD3	Power supply rise time	3.13	3.22	3.66	V
			Power supply fall time	3.07	3.15	3.52	V
		VLVD4	Power supply rise time	2.95	3.02	3.44	V
			Power supply fall time	2.89	2.96	3.31	V
		VLVD5	Power supply rise time	2.74	2.81	3.22	V
			Power supply fall time	2.68 Note	2.75	3.06	V
Minimum pulse width		t∟w		300			μs
Detection delay tim	ne	t∟D				300	μs

**Note** The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when  $V_{DD} = 2.7$  V) is possible until a reset is effected at the power supply falling time.

### (2) LVD detection voltage of interrupt & reset mode

#### $(T_A = -40 \text{ to } +150^{\circ}\text{C}, V_{PDR} \le EV_{DD0} = EV_{DD1} = V_{DD} \le 5.5 \text{ V}, V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V})$

Parameter	Symbol		Cor	nditions	MIN.	TYP.	MAX.	Unit
Interrupt and reset	VLVD5	VF	POC2, VPOC1, VPOC0 =	0, 0, 1 <sup>Note 1</sup> ,	2.68 Note 2	2.75	3.06	V
mode		fal	ling reset voltage: 2.75 V					
	VLVD2		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.30	4.42	4.92	V
				Falling interrupt voltage	4.21	4.32	4.76	V
	VLVD5	VF	POC2, VPOC1, VPOC0 =	0, 1, 0 <sup>Note 1</sup> ,	2.68 Note 2	2.75	3.06	V
		fal	ling reset voltage: 2.75 V					
	VLVD1		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	4.50	4.62	5.12	V
				Falling interrupt voltage	4.40	4.52	4.98	V
	VLVD5	VF	POC2, VPOC1, VPOC0 =	0, 1, 1 <sup>Note 1</sup> ,	2.68 Note 2	2.75	3.06	V
		fal	ling reset voltage: 2.75 V					
	VLVD3		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	3.13	3.22	3.66	V
				Falling interrupt voltage	3.07	3.15	3.52	V
	VLVD0		LVIS1, LVIS0 = 0, 0 Rising release reset voltage		4.62	4.74	5.25	V
				Falling interrupt voltage	4.52	4.64	5.11	V

Notes 1. These values indicate setting values of option bytes.

2. The minimum value exceeds below the lower limit operation voltage (2.7 V), however, in reset mode, normal operation (same behavior when V<sub>DD</sub> = 2.7 V) is possible until a reset is effected at the power supply falling time.



# 5.7 Power Supply Voltage Rising Time

## (T<sub>A</sub> = -40 to +150°C, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Maximum power supply voltage rising slope	Svrmax	$0 \text{ V} \rightarrow \text{V}_{\text{DD}} \text{ (VPOC2} = 0 \text{ or } 1^{\text{ Note 2}})$			50 <sup>Note 3</sup>	V/ms
Minimum power supply voltage rising slope Note 1	Svrmin	$0 \text{ V} \rightarrow 2.7 \text{ V}$	6.5			V/ms

Notes 1. The minimum power supply voltage rising slope is applied only under the following condition.
 When the voltage detection (LVD) circuit is not used (VPOC2 = 1) and an external reset circuit is not used or when a reset is not effected until VDD = 2.7 V.

- **2.** These values indicate setting values of option bytes.
- **3.** If the power supply drops below VPDR and a POR reset is effected, this specification is also applied when the power supply is recovered without dropping to 0 V.

# 5.8 Regulator Output Voltage Characteristics

## (T<sub>A</sub> = -40 to +150°C, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
REGC output voltage Note	Voregc	$C = 0.47$ to 1 $\mu$ F	2.0	2.1	2.2	V

**Note** Other than the following conditions are applicable.


- In STOP mode.
- When the high-speed system clock (f<sub>MX</sub>), the high-speed on-chip oscillator clock (f<sub>IH</sub>), and PLL clock (f<sub>PLL</sub>) are stopped during CPU operation with the subsystem/low-speed on-chip oscillator clock select clock (f<sub>SL</sub>).
- When the hifh-speed system clock (fMX), the high-speed on-chip oscillator clock (fIH), and PLL clock (fPLL) are stopped during the HALT mode when the CPU operation with the subsystem/low-speed on-chip oscillator clock select (fsL) has been set.

## 5.9 RAM Data Retention Characteristics

#### (T<sub>A</sub> = -40 to +150°C, Vss = EVss0 = EVss1 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	Vdddr		1.47 <sup>Note</sup>		5.5	V

**Note** This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.





# 5.10 Flash Memory Programming Characteristics

 $(T_{A} = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$ 

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fclk		2		40	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years TA = $+85^{\circ}C^{Note 4}$	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 20 years TA = $+85^{\circ}C^{\text{Note 4}}$	10,000			
		Retained for 5 years TA = $+85^{\circ}C^{\text{Note 4}}$	100,000			
Erase time	Terasa	Block erase	5			ms
Write time	Twrwa	1 word write	10			μs

**Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite. The starting point of the retaining years are after the erase.

- 2. When using flash memory programmer and Renesas Electronics self programming code.
- **3.** These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.
- 4. The average temperature for data retention.

### (1) Code flash memory processing time

 $(T_A = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD}} = \text{EV}_{\text{DD}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS}} = \text{EV}_{\text{SS}} = 0 \text{ V})$ 

Item		fclк = 2 MHz		fclк = 4 MHz		fclк = 8 MHz		fclк = 16 MHz		Unit
	Conditions	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	4 bytes	74.0	690.0	61.0	580.0	56.0	530.0	54.0	510.0	μs
Erasure time	1 KB	6.9	245.0	6.1	230.0	5.8	225.0	5.6	220.0	ms
Blank checking time	4 bytes	_	29.0	_	22.0	-	19.0	Ι	17.0	μs
	1 KB	_	800.0	_	405.0	_	245.0	Ι	145.0	μs
Internal verify time	4 bytes	-	350.0	-	175.0	-	90.0	-	45.0	μs
	1 KB	_	19.0	_	9.5	-	5.0	_	2.5	ms

Item		fclк = 20 MHz		fclк = 32 MHz		fclк = 40 MHz		Unit
	Conditions	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	4 bytes	54.0	510.0	53.0	500.0	53.0	500.0	μs
Erasure time	1 KB	5.6	220.0	5.5	220.0	5.5	220.0	ms
Blank checking time	4 bytes	-	17.0	-	16.0	-	16.0	μs
	1 KB	-	145.0	Ι	135.0	-	135.0	μs
Internal verify time	4 bytes	Ι	35.0	Ι	22.0	Ι	18.0	μs
	1 KB	_	2.0	_	1.2	_	1.0	ms

Caution The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.



# (2) Data flash memory processing time

· ,				,			,			
Item		fclк = 2 MHz		fclк = 4 MHz		fclк = 8 MHz		fськ = 16 MHz		Unit
	Conditions	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	1 byte	60.0	550.0	49.0	450.0	44.0	410.0	42.0	390.0	μs
Erasure time	1 KB	11.5	340.0	8.4	275.0	7.1	250.0	6.3	235.0	ms
Blank checking time	1 byte	_	29.0	_	22.0	-	19.0	_	17.0	μs
	1 KB	-	3.1	-	1.6	-	0.95	-	0.55	ms
Internal verify time	1 byte	_	350.0	_	175.0	-	90.0	_	45.0	μs
	1 KB	_	76.0	_	38.0	_	19.0	_	9.5	ms

# (T<sub>A</sub> = -40 to +150°C, 2.7 V ≤ EV<sub>DD0</sub> = EV<sub>DD1</sub> = V<sub>DD</sub> ≤ 5.5 V, V<sub>SS</sub> = EV<sub>SS0</sub> = EV<sub>SS1</sub> = 0 V)

Item		fclк = 20 MHz		fськ = 32 MHz		fськ = 40 MHz		Unit
	Conditions	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
Programming time	1 byte	42.0	390.0	41.0	380.0	41.0	380.0	μs
Erasure time	1 KB	6.3	235.0	6.2	235.0	6.2	235.0	ms
Blank checking time	1 byte	-	17.0	-	16.0	-	16.0	μs
	1 KB	Ι	0.55	_	0.5	-	0.5	ms
Internal verify time	1 byte	_	35.0	_	22.0	_	18.0	μs
	1 KB	-	7.5	_	4.7	-	3.8	ms

Caution The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.

# 5.11 Dedicated Flash Memory Programmer Communication (UART)

# $(T_{A} = -40 \text{ to } +150^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} = \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate	-	During serial programming	115.2 k		1 M	bps



# 5.12 Timing of Entry to Flash Memory Programming Modes

(T <sub>A</sub> = -40 to +150°C	, 2.7 V $\leq$ EV <sub>DD0</sub> = EV <sub>DD1</sub>	1 <b>= V</b> DD <b>≤ 5.5 V, V</b> ss <b>=</b>	= EVsso = EVss1 = 0 V)
---------------------------------	--	---	------------------------

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	<b>t</b> suinit	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	ts∪	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	tно	POR and LVD reset must be released before the external reset is released.	1			ms




- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.
- **Remarks 1.** tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.
  - 2. tsu: Time to release the external reset after the TOOL0 pin is set to the low level
  - **3.** the: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)




# 6. PACKAGE DRAWINGS

# 6.1 32-pin Products






# 6.2 48-pin Products











# 6.3 64-pin Products











# 6.4 80-pin Products











# 6.5 100-pin Products









# **REVISION HISTORY**

# RL78/F23, F24 Datasheet

Rev	Date	Description					
		Page	Summary				
1.10	Jun 30, 2024	-	First edition issued.				

All trademarks and registered trademarks are the property of their respective owners.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.



# General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

#### 1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

#### 2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power reaches the level at which reseting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

#### 5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (Max.) and  $V_{IH}$  (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

# Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- 2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
   Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas
- Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

# **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan

#### www.renesas.com

# Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

# Contact information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <a href="http://www.renesas.com/contact/">www.renesas.com/contact/</a>.