

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

General Description

SLG51002 contains eight compact and customizable low dropout regulators and is designed for high performance camera modules and other small multi-rail applications.

Key Features

- Input voltage range:
 - 1.7 V to 5.0 V (3 x HV LDO)
 - 1.7 V to 5.0 V (2 x HC LDO)
 - 0.8 V to 1.5 V (3 x LV LDO)
- Separate input supply and enable for flexible power configurations
- Output voltage range:
 - 1.2 V to 3.75 V (3 x HV LDO)
 - 1.2 V to 3.75 V (2 x HC LDO)
 - 0.5 V to 1.4 V (3 x LV LDO)
- Output current levels:
 - Up to 500 mA (3 x HV LDO)
 - Up to 500 mA (2 x HC LDO)
 - Up to 1000 mA (2 x LV LDO)
 - Up to 1300mA (1 x LV LDO)
- LDO_HC and LDO_LV channels have Bypass Mode
- PSRR of 83 dB at 1 kHz and 47 dB at 1 MHz (3 x HV LDO)
- Low output voltage noise of 152 μ V (3 x HV LDO)
- Low dropout voltage of 10 mV per 100 mA of load (3 x LV LDO)
- Ultra-low R_{ON} load switches with low leakage and slew rate control for low V_{IN} supplies (3 x LV LDO)
- Tight output voltage accuracy of ± 1 % over-temperature
- Low shutdown current of 300 nA
- Low quiescent current of 14 μ A
- Seven Combination Function Macrocells
- Three Delay Macrocells
- One Multi-Function Macrocell
- User configurable settings via I²C interface and OTP
 - Including output voltage, power sequencing, soft-start timing, and current limit threshold
- Soft start and soft shutdown
- Under-voltage lockout (UVLO)
- Thermal shutdown
- Configurable temperature alerts
- Wide -40 °C to +85 °C operating temperature
- 25-pin WLCSP: 1.992 mm x 1.992 mm x 0.440 mm, 0.35 mm pitch

Applications

- High End Camera Module Applications
- Smartphones
- Digital Cameras
- Smart Devices with Imaging

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

Contents

General Description	1
Key Features	1
Applications	1
Contents	2
Figures	3
Tables	3
1 Block Diagram	4
2 Pinout	5
2.1 Input Pins	7
2.1.1 CS – Chip Select	7
2.1.2 SCL – I ² C Clock	8
2.2 Bidirectional Pins	8
2.2.1 GPIO1 to GPIO5 and GPI6 – General Purpose Input/Output	8
2.2.2 SDA – I ² C Data	8
3 Characteristics	9
3.1 Absolute Maximum Ratings	9
3.1.1 Guidelines for Reliable Operation	9
3.2 Recommended Operating Conditions	10
3.3 Thermal Characteristics	10
3.4 Current Consumption	11
3.5 Chip Select Digital I/O Characteristics	11
3.6 Digital I/O Characteristics	12
3.7 LDO_HV Characteristics	16
3.8 LDO_HC Characteristics	21
3.8.1 Load Switch Mode Characteristics	24
3.9 LDO_LV Characteristics	25
3.9.1 Load Switch Mode Characteristics	28
3.10 VREF, IREF, Temperature Supervision Characteristics	29
3.11 Internal Oscillator Characteristics	30
3.12 UVLO Characteristics	31
4 Package Information	32
4.1 Package Outlines	32
4.2 Moisture Sensitivity Level	33
4.3 Recommended Landing Pattern	34
4.4 WLCSP Handling	34
4.5 Soldering Information	35
5 Ordering Information	36

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

Figures

Figure 1: Block Diagram.....	4
Figure 2: Pinout Diagram (Top View, Face Down)	5
Figure 3: Package Outline Drawing	32
Figure 4: Recommended Landing Pattern	34

Tables

Table 1: Pin Description	5
Table 2: Pin Type Definition	7
Table 3: Absolute Maximum Ratings	9
Table 4: Recommended Operating Conditions.....	10
Table 5: Package Ratings	10
Table 6: Current Consumption	11
Table 7: High-Voltage Digital I/O Characteristics.....	11
Table 8: I/O Characteristics.....	12
Table 9: Typical Delay Estimated for GPIO at T = 25 C. If VDDIO is not defined, VDDIO is same with VDD.....	16
Table 10: LDO_HV (LDO1, 2 and 3) Electrical Characteristics	16
Table 11: LDO_HC (LDO4 and 5) Electrical Characteristics	21
Table 12: Load Switch Mode Electrical Characteristics	24
Table 13: LDO_LV (LDO6, 7 and 8) Electrical Characteristics	25
Table 14: Load Switch Mode Electrical Characteristics	28
Table 15: VREF, IREF, Temperature Supervision Electrical Characteristics	29
Table 16: Internal Oscillator Electrical Characteristics	30
Table 17: UVLO Electrical Characteristics	31
Table 18: MSL Classification.....	33
Table 19: Ordering Information	36

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

1 Block Diagram




Figure 1: Block Diagram

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

2 Pinout




Figure 2: Pinout Diagram (Top View, Face Down)

Table 1: Pin Description

Pin No.	Pin Name	Signal Name	Function	Input Options	Output Options
	CS	CS	Chip select (CS).	--	--
	VDD	VDD	Supply voltage for overall chip control.	--	--
	GND	GND	Ground.	--	--
	VDDIO	VDDIO	Supply voltage for GPIO1-GPIO4	--	--
	GPIO1	GPIO1	High voltage General Purpose IO	Digital Input with/without Schmitt trigger, Low voltage digital input, Ultra-Low voltage digital input	Push-Pull, Open-Drain NMOS, Open-Drain PMOS
		I2C_SA1	I2C Slave address 1	--	--

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

Pin No.	Pin Name	Signal Name	Function	Input Options	Output Options
	GPIO2	GPIO2	High voltage General Purpose IO	Digital Input with/without Schmitt trigger, Low voltage digital input, Ultra-Low voltage digital input	Push-Pull, Open-Drain NMOS, Open-Drain PMOS
		I2C_SA2	I2C Slave address 2	--	--
	GPIO3	GPIO3	High voltage General Purpose IO	Digital Input with/without Schmitt trigger, Low voltage digital input, Ultra-Low voltage digital input	Push-Pull, Open-Drain NMOS, Open-Drain PMOS
		I2C_SA3	I2C Slave address 3	--	--
	GPIO4	GPIO4	High voltage General Purpose IO	Digital Input with/without Schmitt trigger, Low voltage digital input, Ultra-Low voltage digital input	Push-Pull, Open-Drain NMOS, Open-Drain PMOS
		I2C_SA4	I2C Slave address 4	--	--
	GPIO5	GPIO5	1.2 V/1.8 V input cell, Low voltage General Purpose IO	Digital Input	Open-Drain NMOS
		SDA	1.2 V/1.8 V input cell, I ² C Serial Data Line (SDA)	Digital Input	Open-Drain NMOS
	GPI6	GPI6	1.2 V/1.8 V input cell, Low voltage General purpose input	Digital Input	--
		SCL	1.2 V/1.8 V input cell, I ² C Serial Clock Line (SCL)	Digital Input	--
	VIN1_2	VIN1_2	Controller and power FET supply voltage for LDO1 and LDO2.	--	--
	VIN3	VIN3	Controller and power FET supply voltage for LDO3.	--	--
	VIN4	VIN4	Controller and power FET supply voltage for LDO4.	--	--
	VIN5	VIN5	Controller and power FET supply voltage for LDO5.	--	--

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

Pin No.	Pin Name	Signal Name	Function	Input Options	Output Options
	VIN6	VIN6	Controller and power FET supply voltage for LDO6.	--	--
	VIN7	VIN7	Controller and power FET supply voltage for LDO7.	--	--
	VIN8	VIN8	Controller and power FET supply voltage for LDO8.	--	--
	VOUT1	VOUT1	LDO1 power output.	--	--
	VOUT2	VOUT2	LDO2 power output.	--	--
	VOUT3	VOUT3	LDO3 power output.	--	--
	VOUT4	VOUT4	LDO4 power output.	--	--
	VOUT5	VOUT5	LDO5 power output.	--	--
	VOUT6	VOUT6	LDO6 power output.	--	--
	VOUT7	VOUT7	LDO7 power output.	--	--
	VOUT8	VOUT8	LDO8 power output.	--	--

Table 2: Pin Type Definition

Pin Type	Description	Pin Type	Description
GPI	General purpose input	GPIO	General purpose input/output
GPO	General purpose output	CS	Chip select
DIWST	Digital Input with Schmitt trigger	DIWOSH	Digital Input without Schmitt trigger
LVDI	Low voltage digital input	ULVDI	Ultra-Low voltage digital input
SDA	Serial data	PU	Pull-up resistor
SCL	Serial clock	PD	Pull-down resistor
PWR	Power	GND	Ground

2.1 Input Pins

2.1.1 CS – Chip Select

This active-high pin is used to wake SLG51002 from a low-power reset state.

To guarantee correct operation, CS must be de-asserted whenever the voltage at the VDD pin is out of the operating conditions boundary (that is $VDD < 2.8\text{ V}$, or $VDD > 5.0\text{ V}$).

When de-asserting the CS pin, it can have a programmable shutdown debounce time (from 0 μs to 256 μs , register CS_T_DEB).

When CS is de-asserted, all digital is forced to shut down, and any volatile memory is reset.

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

While CS pin is high, memory status can be checked with the MEM_STATUS bit. The MEM_STATUS bit is reset upon any UVLO, CS de-assert, POR event, Over-temperature detection, Power Sequencer Crash Request or Software Reset Request event, and is intended for user to write high when loading configurations via I2C, thus allowing user to check for any event that may affect integrity of the I2C written data.

2.1.2 SCL – I²C Clock

The SCL signal is the I²C clock.

2.2 Bidirectional Pins

2.2.1 GPIO1 to GPIO5 and GPI6 – General Purpose Input/Output

The general-purpose input/output pins are configurable by dedicated registers (IO_GPIO<x>_CONF). GPIO1 to GPIO5 can be configured as an input or an open-drain NMOS output. GPIO1 to GPIO4 also can be configured as a push pull output or open-drain PMOS output. GPI6 is always an input pin.

In the LOW IQ RESET state, GPIO1 to GPIO4 are configured as input with 1M Ω pull down resistor. GPIO5 and GPI6 are configured as inputs with no pull-up/pull-down resistor.

GPIO5 and GPI6 are low voltage pins. The user-configurable input levels for low voltage pins are 1.2 V and 1.8 V.

GPIO1 to GPIO4 are high voltage pins and are supplied by VDDIO for input and output modes. There are four input modes for GPIO1 to GPIO4 to get better input performance and cover voltage range from 1.2 V to 5 V:

- Digital input without Schmitt trigger (recommended operation input voltage range - 1.5 V to VDDIO)
- Digital input with Schmitt trigger (recommended operation input voltage range - 1.5 V to VDDIO)
- Low voltage digital input (recommended operation input voltage range - 1.5 V to VDDIO)
- Ultra-Low voltage digital input (recommended operation input voltage range - 1.2 V to 1.8V)

Digital input without Schmitt trigger, Digital input with Schmitt trigger and Low voltage digital input modes are intended for 1.5 V to VDDIO input voltage range. Ultra-Low voltage digital input mode is intended for 1.2 V to 1.8 V input voltage range, but this mode also can be used up to VDDIO voltage. The Ultra-Low voltage digital input mode has a fixed V_{IH} and V_{IL} thresholds, unlike other modes, which thresholds depends on VDDIO voltage.

2.2.2 SDA – I²C Data

The SDA signal is the I²C data signal. It is an open-drain signal so that either side can pull it down to a logic low level.

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

3 Characteristics

3.1 Absolute Maximum Ratings

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, so functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification are not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Table 3: Absolute Maximum Ratings

Parameter	Description	Conditions	Min	Max	Unit
T _{STG}	Storage temperature	Non operational	-40	+150	°C
T _J	Junction temperature		-25	+125	°C
T _A	Ambient temperature		-40	+85	°C
V _{DD}	Power supply voltage on VDD pin		-0.3	+6.0	V
V _{DDIO}	Power supply voltage on VDDIO pin		-0.3	V _{DD}	V
	Power supply voltage on VIN1_2, VIN3, VIN4, VIN5, VOUT1, VOUT2, VOUT3, VOUT4, VOUT5 pins		-0.3	+6.0	V
	Power supply voltage on VIN6, VIN7, VIN8 pin		-0.3	+1.8	V
	Voltage on VOUT6, VOUT7, VOUT8 pin		-0.3	+1.65	V
V _{PIN}	Voltage on low voltage pins	GPIO5 and GPI6	-0.3	+1.98	V
	Voltage on high voltage pins	GPIO1 to GPIO4	-0.3	V _{DDIO} + 0.3	
		CS	-0.3	V _{DD} + 0.3	
	Voltage on LDO output pins		-0.3	V _{IN} + 0.3	
ESD	ESD Protection (Human Body Model)		2000		V
	ESD Protection (Charged Device Model)		500		V
I _{MAX_LDO_LV}	Maximum Average or DC Current through VIN6, VIN7, VIN8 or VOUT6, VOUT7, VOUT8 Pins	T _J = 100 °C		1.3	A
		T _J = 110 °C		0.938	

3.1.1 Guidelines for Reliable Operation

- Low Voltage Pins (GPIO5 and GPI6): take care that the low voltage pins do not exceed their Abs. Max. ratings, even briefly. Transients both positive (above max) and negative (below min) can cause EOS (Electrical Overstress) damage.
- Power sequencing: CS should be held low before VDD is powered up. CS pin should also be pulled low before VDD falls out of operating range. VIN supplies for LDO_HV, LDO_HC and LDO_LV channels can be safely biased even if VDD is not present. VIN supplies should be powered up before enabling their respective LDO channels. Low voltage pins (GPIO5 and GPI6) configured as inputs are

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

allowed to be forced high before VDD is powered up. All other GPIOs are not allowed to be forced high before VDD and VDDIO are powered up.

- Outputs of LDOs should not exceed their respective input voltages.
- Voltage at VDDIO should not exceed voltage at VDD. VDDIO and VDD can be tied together.

3.2 Recommended Operating Conditions

Table 4: Recommended Operating Conditions

Parameter	Description	Conditions	Min	Typ	Max	Unit
T _A	Ambient temperature		-40	+25	+85	°C
V _{DD}	Power supply voltage on VDD pin		2.8	3.8	5.0	V
V _{DDIO}	Power supply voltage on VDDIO pin		1.2		V _{DD}	V
	Power supply voltage on VIN1_2, VIN3, VIN4, VIN5 pins		1.7		5.0	V
	Power supply voltage on VIN6, VIN7, VIN8 pin	LDO Mode	0.8		1.5	V
	Power supply voltage on VIN6, VIN7, VIN8 pin	Load Switch Mode	0.5		1.4	V
	Voltage on low voltage pins	GPIO5 and GPI6	0		1.8	V
	Voltage on high voltage pins	GPIO1 to GPIO4	-0.3		V _{DDIO}	V
		CS	-0.3		V _{DD}	

3.3 Thermal Characteristics

Table 5: Package Ratings

Parameter	Description	Conditions	Min	Typ	Max	Unit
Re _{JA}	Package thermal resistance	Junction to ambient JEDEC standard PCB		54.8		K/W

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

3.4 Current Consumption

Note: Current consumption electrical characteristics apply over the full operating temperature range.

Table 6: Current Consumption

Parameter	Description	Conditions	Min	Typ	Max	Unit
Electrical Performance						
I_{Q_SLEEP}	Current consumption in SLEEP. I_{Q_SLEEP} is the I_Q in LOW IQ RESET State	$V_{IN} = 3.8\text{ V}$ All references disabled I ² C interface disabled All rails disabled $V_{IN6}, V_{IN7}, V_{IN8} = 0\text{ V}$		0.24		μA
$I_{Q_READY_DIS}$	Current consumption in READY State	$V_{IN} = 3.8\text{ V}$ All references enabled I ² C interface enabled All rails disabled		14		μA
$I_{Q_READY_EN}$	Current consumption in READY State	$V_{IN} = 3.8\text{ V}$ All references enabled I ² C interface enabled All rails enabled as LDO Mode, no load		120		μA

3.5 Chip Select Digital I/O Characteristics

Digital I/O electrical characteristics apply over the full operating temperature range, see Section 3.1.1.

Table 7: High-Voltage Digital I/O Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
Electrical Performance						
V_{IH}	CS input high voltage		0.9		VDD	V
V_{IL}	CS input low voltage		0		0.2	V
I_{LKG}	CS input leakage current	CS < 2V			1	μA
t_{ON_READY}	Turn-on time from CS HIGH to Ready State				10	ms

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

3.6 Digital I/O Characteristics

I/O electrical characteristics apply over the full operating temperature range, see Section 3.1.1.

Table 8: I/O Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
Electrical Performance						
GPIO1 to GPIO4						
V _{IH}	HIGH-Level Input Voltage	Digital input without Schmitt trigger mode	0.7*V _{DDIO}		V _{DDIO} +0.3	V
		Digital input with Schmitt trigger mode	0.8*V _{DDIO}		V _{DDIO} +0.3	
		Low voltage digital input mode	1.25		V _{DDIO} +0.3	
		Ultra-Low voltage digital input mode	1.05		V _{DDIO} +0.3	
V _{IL}	LOW-Level Input Voltage	Digital input without Schmitt trigger mode	GND-0.3		0.3*V _{DDIO}	V
		Digital input with Schmitt trigger mode	GND-0.3		0.2*V _{DDIO}	
		Low voltage digital input mode	GND-0.3		0.5	
		Ultra-Low voltage digital input mode	GND-0.3		0.45	
V _{OH}	HIGH-Level Output Voltage	Push-Pull, PMOS OD, I _{OH} = 100 μA, V _{DD} = 2.8V, V _{DDIO} = 1.2 V	1.18			V
		Push-Pull, PMOS OD, I _{OH} = 100 μA, V _{DD} = 2.8V, V _{DDIO} = 1.8 V	1.6			
		Push-Pull, PMOS OD, I _{OH} = 1 mA, V _{DD} = 2.8V, V _{DDIO} = 2.8 V	2.71			
		Push-Pull, PMOS OD, I _{OH} = 3 mA, V _{DD} = 3.8V, V _{DDIO} = 3.8 V	3.17			
		Push-Pull, PMOS OD, I _{OH} = 5 mA, V _{DD} = 5.0V, V _{DDIO} = 5.0 V	4.19			

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

Parameter	Description	Conditions	Min	Typ	Max	Unit
V _{OL}	LOW-Level Output Voltage	Push-Pull, I _{OL} = 100 μA, VDD = 2.8V, VDDIO = 1.2 V			0.005	V
		Push-Pull, I _{OL} = 100 μA, VDD = 2.8V, VDDIO = 1.8 V			0.005	
		Push-Pull, I _{OL} = 1 mA, VDD = 2.8V, VDDIO = 2.8 V			0.05	
		Push-Pull, I _{OL} = 3 mA, VDD = 3.8V, VDDIO = 3.8 V			0.13	
		Push-Pull, I _{OL} = 5 mA, VDD = 5.0V, VDDIO = 5.0 V			0.18	
		NMOS OD, I _{OL} = 100 μA, VDD = 2.8V, VDDIO = 1.2 V			0.004	
		NMOS OD, I _{OL} = 100 μA, VDD = 2.8V, VDDIO = 1.8 V			0.004	
		NMOS OD, I _{OL} = 1 mA, VDD = 2.8V, VDDIO = 2.8 V			0.04	
		NMOS OD, I _{OL} = 3 mA, VDD = 3.8V, VDDIO = 3.8 V			0.1	
		NMOS OD, I _{OL} = 5 mA, VDD = 5.0V, VDDIO = 5.0 V			0.13	
I _{OH}	HIGH-Level Output Current	Push-Pull, PMOS OD, V _{OH} = V _{DDIO} -0.2 V, VDD = 2.8V, VDDIO = 1.2 V	1.15			mA
		Push-Pull, PMOS OD, V _{OH} = V _{DDIO} -0.2 V, VDD = 2.8V, VDDIO = 1.8 V	1			
		Push-Pull, PMOS OD, V _{OH} = 2.4 V, VDD = 2.8V, VDDIO = 2.8 V	4.5			
		Push-Pull, PMOS OD, V _{OH} = 2.4 V, VDD = 3.8V, VDDIO = 3.8 V	11.3			
		Push-Pull, PMOS OD, V _{OH} = 2.4 V, VDD = 5.0V, VDDIO = 5.0 V	25.1			
I _{OL}	LOW-Level Output Current	Push-Pull, V _{OL} = 0.15 V, VDD = 2.8V, VDDIO = 1.2 V	3.48			mA

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

Parameter	Description	Conditions	Min	Typ	Max	Unit
		Push-Pull, $V_{OL} = 0.15\text{ V}$, $V_{DD} = 2.8\text{V}$, $V_{DDIO} = 1.8\text{ V}$	3.48			
		Push-Pull, $V_{OL} = 0.15\text{ V}$, $V_{DD} = 2.8\text{V}$, $V_{DDIO} = 2.8\text{ V}$	3.48			
		Push-Pull, $V_{OL} = 0.4\text{ V}$, $V_{DD} = 3.8\text{V}$, $V_{DDIO} = 3.8\text{ V}$	10.03			
		Push-Pull, $V_{OL} = 0.4\text{ V}$, $V_{DD} = 5.0\text{V}$, $V_{DDIO} = 5.0\text{ V}$	11.4			
		NMOS, $V_{OL} = 0.15\text{ V}$, $V_{DD} = 2.8\text{V}$, $V_{DDIO} = 1.2\text{ V}$	4.64			
		NMOS, $V_{OL} = 0.15\text{ V}$, $V_{DD} = 2.8\text{V}$, $V_{DDIO} = 1.8\text{ V}$	4.64			
		NMOS, $V_{OL} = 0.15\text{ V}$, $V_{DD} = 2.8\text{V}$, $V_{DDIO} = 2.8\text{ V}$	4.64			
		NMOS, $V_{OL} = 0.4\text{ V}$, $V_{DD} = 3.8\text{V}$, $V_{DDIO} = 3.8\text{ V}$	13.4			
		NMOS, $V_{OL} = 0.4\text{ V}$, $V_{DD} = 5.0\text{V}$, $V_{DDIO} = 5.0\text{ V}$	15.2			
R_{PULL}	Pull-up or Pull-down Resistance	1 M for Pull-up: $V_{IN} = \text{GND}$; for Pull-down: $V_{IN} = V_{DDIO}$		1		M Ω
		100 k for Pull-up: $V_{IN} = \text{GND}$; for Pull-down: $V_{IN} = V_{DDIO}$		100		k Ω
		10 k for Pull-up: $V_{IN} = \text{GND}$; for Pull-down: $V_{IN} = V_{DDIO}$		10		k Ω
I_{LKG}	Input leakage				500	nA
C_{IN}	Input Capacitance			4		pF
SDA, SCL, GPIO5 and GPI6						
V_{IH}	HIGH-Level Input Voltage		0.4*V DDL V		0.7*V DDL V	V
V_{IL}	LOW-Level Input Voltage		0.3*V DDL V		0.6*V DDL V	V
V_{HYS}	Schmitt trigger hysteresis		0.1*V DDL V			V
V_{OL}	Output low voltage SDA, GPIO5	$I_{OUT} \leq I_{OL}$	0		0.3	V

**PMIC with High PSRR, Low Noise, Multi-Output LDOs
and Integrated Load Switches**

Parameter	Description	Conditions	Min	Typ	Max	Unit
I_{OL}	Output current	$V_{OL} = 0.3\text{ V}$	20			mA
I_{LKG}	Input leakage				500	nA
C_{IN}	Pin capacitance				10	pF

Note 1 V_{DDL} defines voltage thresholds for low voltage pins and can be selected 1.2 V or 1.8 V.

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

Table 9: Typical Delay Estimated for GPIO at T = 25 C. If VDDIO is not defined, VDDIO is same with VDD.

Symbol	Parameter	Note	VDD = 2.8 V		VDD = 3.8 V		VDD = 5 V		Unit
			rising	falling	rising	falling	rising	falling	
GPIO1 to GPIO4									
tpd	Delay	Digital Input without Schmitt Trigger to PP	17	16	15	13	14	12	ns
tpd	Delay	Digital Input with Schmitt Trigger to PP	17	16	15	13	14	12	ns
tpd	Delay	Low Voltage Digital Input to PP	34	149	41	67	52	38	Ns
tpd	Delay	Ultra-Low Voltage Digital Input to PP (VDDIO=1.2V)	29	32	28	30	28	29	ns
tpd	Delay	Ultra-Low Voltage Digital Input to PP (VDDIO=1.8V)	30	32	28	30	28	29	ns
tpd	Delay	Digital Input without Schmitt Trigger to NMOS OD	-	16	-	13	-	12	ns
tpd	Delay	Digital Input without Schmitt Trigger to PMOS OD	17	-	15	-	14	-	ns

3.7 LDO_HV Characteristics

The characteristics for the LDOs in Load Switch Mode are given in Section 3.7.1.

Table 10: LDO_HV (LDO1, 2 and 3) Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
External Electrical Conditions						
V _{IN}	Input voltage		1.7	3.8	5	V
C _{OUT}	Output capacitance	Effective capacitance after derating	0.45	2.2	20	μF
I _{OUT_MAX}	Maximum output current	V _{OUT} drops 50 mV Note 1	500			mA

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

Parameter	Description	Conditions	Min	Typ	Max	Unit
Programmable Conditions						
V _{OUT}	Selectable output voltage		1.2	3.3	3.75	V
V _{OUT_LSB}	LSB of output voltage programming DAC (8-bit control)			10		mV
SR	Slew rate, programmable to (1, 2.5, 5, 7.5, 10, 12.5, 25, 50, 100) mV/us Note 2	V _{OUT} = V _{OUT} (Typ)	1		100	mV/μs
I _{OUT_STARTUP_LIM}	Start-up current limit, programmable in 12 mA steps Note 3	At 90 % V _{OUT}	30	150	606	mA
I _{OUT_FUNC_LIM}	Functional current limit, programmable in 12 mA steps Note 3		30	550	606	mA
R _{PD_OFF}	Output pull down resistance, programable to (38, 43, 50, 60, 75, 100, 150, 300) Ohm	V _{OUT} = 0.5 V LDO disabled	38		300	Ω
Electrical Performance						
Static Parameters						
V _{OUT_PP}	Part to part output voltage accuracy Note 4	I _{OUT} = 1 mA T _A = 25 °C	-10 Note 5		10 Note 5	mV
V _{OUT_TEMP}	Temperature dependence of V _{OUT} Note 4	I _{OUT} = 1 mA Note 6	-0.65		0.65	%
V _{OUT_STATIC_LINE}	Static line regulation Note 4	I _{OUT} = 1 mA V _{IN} = V _{OUT} + V _{DROPOUT} (Max) to V _{IN} (Max)	-2		2	mV
V _{OUT_STATIC_LD}	Static load regulation Note 4	1 mA < I _{OUT} < I _{OUT_MAX} LDO1,2	-7		3	mV
		1 mA < I _{OUT} < I _{OUT_MAX} LDO3	-8		3	mV

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

Parameter	Description	Conditions	Min	Typ	Max	Unit
V _{DROPOUT}	Dropout voltage LDO1, 2	@ V _{OUT} = V _{OUT} (VIN (Max)) - 10 mV I _{OUT} = 230 mA VIN > 1.8 V			200 Note 7	mV
		@ V _{OUT} = V _{OUT} (VIN (Max)) - 10 mV I _{OUT} = 300mA VIN > 1.9 V			240 Note 7	
		@ V _{OUT} = V _{OUT} (VIN (Max)) - 10 mV I _{OUT} = 300mA VIN > 3 V			120 Note 7	
	Dropout voltage LDO3	@ V _{OUT} = V _{OUT} (VIN (Max)) - 10 mV I _{OUT} = 250mA VIN > 1.8 V			180 Note 7	
		@ V _{OUT} = V _{OUT} (VIN (Max)) - 10 mV I _{OUT} = 300mA VIN > 1.9 V			190 Note 7	
		@ V _{OUT} = V _{OUT} (VIN (Max)) - 10 mV I _{OUT} = 300mA VIN > 3 V			90 Note 7	
R _{PD_OFF_ACC}	Output pull down resistance accuracy	V _{OUT} = 0.5 V LDO disabled		30		%
Dynamic Parameters						
V _{OUT_TR_LINE}	Line transient response	VIN = V _{OUT} + V _{DROPOUT} (Max) + 0.6 V to VIN = V _{OUT} + V _{DROPOUT} (Max) V _{OUT} = V _{OUT} (Typ) I _{OUT} = I _{OUT_MAX} tR = tF = 100 mV/μs		2	5 Note 8	mV
V _{OUT_TR_LD_1} mA	Load transient response	VIN = V _{OUT} + V _{DROPOUT} (Max) V _{OUT} = V _{OUT} (Typ) I _{OUT} = 1 mA to I _{OUT_MAX} /2 tR = tF = 1 μs		28	37	mV

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

Parameter	Description	Conditions	Min	Typ	Max	Unit
t _{ON}	Turn-on time	Time to 90 % of V _{OUT} I _{OUT} = 0 mA Note 9		0.15		ms
t _{OFF}	Turn-off time	Time to 10 % of V _{OUT} I _{OUT} = 0 mA R _{PD_OFF} =100Ohm		0.8		ms
AC Parameters						
PSRR _{1kHz}	Power supply rejection ratio LDO1,2	f = 1 kHz V _{IN} = V _{OUT} + 500 mV V _{OUT} = V _{OUT} (Typ) I _{OUT} = I _{OUT_MAX} /2		77		dB
	Power supply rejection ratio LDO3	f = 1 kHz V _{IN} = V _{OUT} + 500 mV V _{OUT} = V _{OUT} (Typ) I _{OUT} = I _{OUT_MAX} /2		73		dB
PSRR _{100kHz}	Power supply rejection ratio LDO1,2	f = 100 kHz V _{IN} = V _{OUT} + 500 mV V _{OUT} = V _{OUT} (Typ) I _{OUT} = I _{OUT_MAX} /2 C _{OUT} = 4.7 μF		58		dB
	Power supply rejection ratio LDO3	f = 100 kHz V _{IN} = V _{OUT} + 500 mV V _{OUT} = V _{OUT} (Typ) I _{OUT} = I _{OUT_MAX} /2 C _{OUT} = 4.7 μF		65		dB
PSRR _{1MHz}	Power supply rejection ratio	f = 1 MHz V _{IN} = V _{OUT} + 500 mV V _{OUT} = V _{OUT} (Typ) I _{OUT} = I _{OUT_MAX} /2 C _{OUT} = 4.7 μF		48		dB
PSRR _{2MHz}	Power supply rejection ratio	f = 2 MHz V _{IN} = V _{OUT} + 500 mV V _{OUT} = V _{OUT} (Typ) I _{OUT} = I _{OUT_MAX} /2 C _{OUT} = 4.7 μF Note 12		59		dB

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

Parameter	Description	Conditions	Min	Typ	Max	Unit
V_N	Output noise	$f = 10 \text{ Hz to } 100 \text{ kHz}$ $I_{OUT} = I_{OUT_MAX}/2$		152		μV
Current Sink						
I_{OV_SINK}	Current sink at over-voltage	$VOV = V_{OUT} + 100 \text{ mV}$ Note 10	10	77		mA
Quiescent Current Specifications						
$I_{Q_ON_0mA}$	Quiescent current	$I_{OUT} = 0 \text{ mA}$ $V_{DD} = V_{IN} = 3.8 \text{ V}$ Note 11		13	19	μA
$I_{Q_ON_1mA}$	Quiescent current LDO1, 2	$I_{OUT} = 1 \text{ mA}$ Note 11		36	48	μA
	Quiescent current LDO3	$I_{OUT} = 1 \text{ mA}$ Note 11		44	56	
$I_{Q_ON_IMAX}$	Quiescent current LDO1, 2	$I_{OUT} = I_{OUT_MAX}$ Note 11		1.7	3.5	mA
	Quiescent current LDO3	$I_{OUT} = I_{OUT_MAX}$ Note 11		2	3.7	mA

Note 1 Guaranteed for LDO1 and LDO2 for $V_{IN} > 2.1 \text{ V}$. Between V_{IN} of 1.7 V to 2.1 V, the I_{OUT_MAX} guaranteed is 200 mA. Guaranteed for LDO3 for $V_{IN} > 2.1 \text{ V}$. Between V_{IN} of 1.7 V to 2.1 V, the I_{OUT_MAX} guaranteed is 300 mA.

Note 2 Slew rate $\geq 25\text{mV}/\mu\text{s}$ is guaranteed for $C_{OUT} \leq 4.7\mu\text{F}$

Note 3 Accuracy $\pm 30\%$, $I_{OUT_LIM} > 100 \text{ mA}$

Note 4 The overall accuracy can be calculated by summing $V_{OUT_PP} + V_{OUT_TEMP} + V_{OUT_STATIC_LD} + V_{OUT_STATIC_LINE}$.

Note 5 $+10 \text{ mV} / -10 \text{ mV}$ accuracy applies to factory-trimmed V_{OUT} values targeted between 1.23 V to 3.72 V. V_{OUT} targets from 1.20 V to 1.22 V can be trimmed to $+24 \text{ mV} / -10 \text{ mV}$ accuracy. V_{OUT} targets from 3.73 V to 3.75 V can be trimmed to $+10 \text{ mV} / -30 \text{ mV}$ accuracy

Note 6 Guaranteed for $V_{IN} \geq 2.5 \text{ V}$.

Note 7 Dropout voltage is linear for the same V_{IN} voltage with the load current, if using a lower I_{OUT_MAX} than specified.

Note 8 Guaranteed for $V_{IN} > 2.1 \text{ V}$. Otherwise, maximum line transient is 20 mV.

Note 9 For slew rate set at 100 mV/ μs , $V_{OUT} = 3.3 \text{ V}$

Note 10 Guaranteed for $V_{IN} > 2.35 \text{ V}$.

Note 11 Internal regulator current flowing to ground.

Note 12 Strongly related to trace parasitic inductance, C_{OUT} & ESL

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

3.8 LDO_HC Characteristics

The characteristics for the LDOs in Load Switch Mode are given in Section 3.9.1.

Table 11: LDO_HC (LDO4 and 5) Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
External Electrical Conditions						
V _{IN}	Input voltage		1.7	3.8	5	V
C _{OUT}	Output capacitance	Effective capacitance after derating	0.45	2.2	20	μF
I _{OUT_MAX}	Maximum output current	V _{OUT} drops 50 mV Note 1	500			mA
Programmable Conditions						
V _{OUT}	Selectable output voltage		1.2	3.3	3.75	V
V _{OUT_LSB}	LSB of output voltage programming DAC (8-bit control)			10		mV
SR	Slew rate, programmable to (1, 2.5, 5, 7.5, 10, 12.5, 25, 50, 100) mV/us Note 2	V _{OUT} = V _{OUT} (Typ)	1		100	mV/μs
I _{OUT_STARTUP_LIM}	Start-up current limit, programmable in 12 mA steps Note 3	At 90 % V _{OUT}	30	550	970	mA
I _{OUT_FUNC_LIM}	Functional current limit, programmable in 12 mA steps Note 3		30	550	970	mA
R _{PD_OFF}	Output pull down resistance, programable to (38, 43, 50, 60, 75, 100, 150, 300) Ohm	V _{OUT} = 0.5 V LDO disabled	38		300	Ω
Electrical Performance						
Static Parameters						
V _{OUT_PP}	Part to part output voltage accuracy Note 4	I _{OUT} = 1 mA T _A = 25 °C	-10 Note 5		10 Note 5	mV

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

Parameter	Description	Conditions	Min	Typ	Max	Unit
V _{OUT_TEMP}	Temperature dependence of V _{OUT} Note 4	I _{OUT} = 1 mA Note 6	-0.65		0.65	%
V _{OUT_STATIC_LINE}	Static line regulation Note 4	I _{OUT} = 1 mA V _{IN} = V _{OUT} + V _{DROPOUT} (Max) to V _{IN} (Max)		3		mV
V _{OUT_STATIC_LD}	Static load regulation Note 4	1 mA < I _{OUT} < I _{OUT_MAX}	-8		3	mV
V _{DROPOUT}	Dropout voltage	@ V _{OUT} = V _{OUT} (V _{IN} (Max)) - 10 mV I _{OUT} = I _{OUT_MAX} Note 7			130	mV
R _{PD_OFF_ACC}	Output pull down resistance accuracy	V _{OUT} = 0.5 V LDO disabled		30		%
Dynamic Parameters						
V _{OUT_TR_LINE}	Line transient response	V _{IN} = V _{OUT} + V _{DROPOUT} (Max) + 0.6 V to V _{IN} = V _{OUT} + V _{DROPOUT} (Max) V _{OUT} = V _{OUT} (Typ) I _{OUT} = I _{OUT_MAX} t _R = t _F = 100 mV/μs		6		mV
V _{OUT_TR_LD_1mA}	Load transient response	V _{IN} = V _{OUT} + V _{DROPOUT} (Max) V _{OUT} = V _{OUT} (Typ) I _{OUT} = 1 mA to I _{OUT_MAX} /2 t _R = t _F = 1 μs		30		mV
t _{ON}	Turn-on time	Time to 90 % of V _{OUT} I _{OUT} = 0 mA Note 8		0.15		ms
t _{OFF}	Turn-off time	Time to 10 % of V _{OUT} I _{OUT} = 0 mA R _{PD_OFF} =100Ohm		0.8		ms

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

Parameter	Description	Conditions	Min	Typ	Max	Unit
AC Parameters						
PSRR _{1kHz}	Power supply rejection ratio	f = 1 kHz VIN = VOUT + 300 mV VOUT = VOUT (Typ) IOUT = IOUT_MAX/2 C _{OUT} = 4.7 μF		69		dB
PSRR _{100kHz}	Power supply rejection ratio	f = 100 kHz VIN = VOUT + 300 mV VOUT = VOUT (Typ) IOUT = IOUT_MAX/2 C _{OUT} = 4.7 μF		50		dB
PSRR _{1MHz}	Power supply rejection ratio	f = 1 MHz VIN = VOUT + 300 mV VOUT = VOUT (Typ) IOUT = IOUT_MAX/2 C _{OUT} = 4.7 μF		46		dB
V _N	Output noise	f = 10 Hz to 100 kHz IOUT = IOUT_MAX/2		152		μV
Current Limit Accuracy						
I _{OV_SINK}	Current sink at over-voltage	VOV = VOUT + 100 mV Note 9	10	77		mA
Quiescent Current Specifications						
I _{Q_ON_0mA}	Quiescent current	IOUT = 0 mA, VDD = VIN = 3.8 V Note 10		19	25	μA
I _{Q_ON_1mA}	Quiescent current	IOUT = 1 mA VDD=VIN=3.8V Note 10		73	95	μA
I _{Q_ON_IMAX}	Quiescent current	IOUT = IOUT_MAX Note 10		5		mA

Note 1 Guaranteed for VIN > 2.1 V, between 1.7 V and 2.1 V the IOUT_MAX guaranteed is 200 mA.

Note 2 Slew rate ≥ 25mV/us is guaranteed for Cout ≤ 4.7uF

Note 3 Accuracy ±30%, IOUT_LIM > 100 mA

Note 4 The overall accuracy can be calculated by summing VOUT_PP + VOUT_TEMP + VOUT_STATIC_LD + VOUT_STATIC_LINE.

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

Note 5 +10 mV / -10 mV accuracy applies to factory-trimmed V_{OUT} values targeted between 1.23 V to 3.72 V. V_{OUT} targets from 1.20 V to 1.22 V can be trimmed to +24 mV/ -10 mV accuracy. V_{OUT} targets from 3.73 V to 3.75 V can be trimmed to +10 mV / -30 mV accuracy

Note 6 Guaranteed for V_{IN} > 1.7 V.

Note 7 Guaranteed for V_{OUT} ≥ 2.8 V.

Note 8 For slew rate set at 100 mV/us, V_{OUT} = 3.3 V

Note 9 Guaranteed for V_{IN} > 2.35 V.

Note 10 Internal regulator current flowing to ground.

3.8.1 Load Switch Mode Characteristics

Table 12: Load Switch Mode Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
External Electrical Conditions						
V _{IN}	Input voltage		1.7		5	V
I _{OUT_MAX}	Maximum output current		800			mA
Programmable Conditions						
I _{LIM}	Current limit, programmable from 30 mA to 970 mA in 12 mA steps		30	880	970	mA
Electrical Performance						
R _{ON}	On resistance	V _{OUT} = 2.8V		150		mΩ
I _{LIM_ACC}	Current limit accuracy		-35		35	%

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

3.9 LDO_LV Characteristics

The characteristics for the LDOs in Load Switch Mode are given in Section 3.9.1

Table 13: LDO_LV (LDO6, 7 and 8) Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
External Electrical Conditions						
V _{IN}	Input supply (pass device + part of controller)		0.8	1.25	1.5	V
C _{OUT}	Output capacitance	Effective capacitance after derating	4 Note 1	20	80	μF
ESL _{COUT}	Output capacitor series inductance	f > 100 kHz			1	nH
I _{OUT_MAX}	Maximum output current LDO6, 7	V _{OUT} drops 50 mV	1000 Note 2			mA
	Maximum output current LDO8	V _{OUT} drops 50 mV	1300 Note 2			
Programmable Conditions						
V _{OUT}	Selectable output voltage		0.5 Note 3	1.175	1.4	V
V _{OUT_LSB}	LSB of output voltage programming DAC (8-bit control)			5		mV
SR	Slew rate, programmable to (1, 2.5, 5, 7.5, 10, 12.5, 25, 50, 100) mV/us Note 4	V _{OUT} = V _{OUT} (Typ)	1		100	mV/μs
I _{OUT_STARTUP_LIM}	Start-up current limit, programmable in 29.2 mA steps LDO6, 7 Note 5	At 90 % V _{OUT}	29.2	321.2	1430.8	mA
	Start-up current limit, programmable in 29.2 mA steps LDO8 Note 5	At 90 % V _{OUT}	29.2	321.2	1693.6	
I _{OUT_FUNC_LIM}	Functional current limit, programmable in 29.2 mA steps LDO6, 7 Note 5		29.2	1255.6	1430.8	mA

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

Parameter	Description	Conditions	Min	Typ	Max	Unit
	Functional current limit, programmable in 29.2 mA steps LDO8 Note 5		29.2	1255.6	1693.6	mA
R _{PD_OFF}	Output pull down resistance, programable to (38, 43, 50, 60, 75, 100, 150, 300) Ohm	V _{OUT} = 0.5 V LDO disabled	38		300	Ω
Electrical Performance						
Static Parameters						
V _{OUT_PP}	Part to part output voltage accuracy Note 6	I _{OUT} = 1 mA T _A = 25 °C	-5		5	mV
V _{OUT_TEMP}	Temperature dependence of V _{OUT} Note 6	I _{OUT} = 1 mA	-1.1		1.1	%
V _{OUT_STATIC_LINE}	Static line regulation Note 6	I _{OUT} = 1 mA V _{IN} = V _{OUT} + V _{DROPOUT} (Max) to V _{IN} (Max)	-2		2	mV
V _{OUT_STATIC_LD}	Static load regulation Note 6	1 mA < I _{OUT} < 1 A I _{LOAD} = 0.8 A, V _{IN} - V _{OUT} = ~100 mV	-8		2	mV
V _{DROPOUT}	Dropout voltage LDO6, 7	@ V _{OUT} = V _{OUT} (V _{IN} (Max)) - 10 mV I _{OUT} = 1A			100 Note 7	mV
	Dropout voltage LDO8	@ V _{OUT} = V _{OUT} (V _{IN} (Max)) - 10 mV for V _{OUT} < 1.37V I _{OUT} = 1.3A			130 Note 7	mV
R _{PD_OFF_ACC}	Output pull down resistance accuracy	V _{OUT} = 0.5 V LDO disabled		30		%
Dynamic Parameters						
V _{OUT_TR_LINE}	Line transient response	V _{IN} = V _{OUT} + V _{DROPOUT} (Max) + 100 mV to V _{IN} = V _{OUT} + V _{DROPOUT} (Max) V _{OUT} = V _{OUT} (Typ) I _{OUT} = 1A t _R = t _F = 100 mV/μs		2	5	mV

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

Parameter	Description	Conditions	Min	Typ	Max	Unit
$V_{OUT_TR_LD_1}$ mA	Load transient response	$V_{IN} = V_{OUT} + V_{DROPOUT} (Max)$ $V_{OUT} = V_{OUT} (Typ)$ $I_{OUT} = 1 \text{ mA to } 500\text{mA}$ $t_R = t_F = 1 \mu s$		21	29	mV
t_{ON}	Turn-on time	Time to 90 % of V_{OUT} $I_{OUT} = 0 \text{ mA}$ $C_{OUT} = 20 \mu F$ Note 8		0.2		ms
t_{OFF}	Turn-off time	Time to 10 % of V_{OUT} $I_{OUT} = 0 \text{ mA}$ $C_{OUT} = 20 \mu F$ $R_{PD_OFF} = 100\Omega$		4.7		ms
AC Parameters						
$PSRR_{1kHz}$	Power supply rejection ratio	$f = 1 \text{ kHz}$ $V_{IN} = V_{OUT} + V_{DROPOUT} (Max) + 200 \text{ mV}$ $V_{OUT} = V_{OUT} (Typ)$ $I_{OUT} = 500\text{mA}$ $C_{OUT} = 20 \mu F$		68		dB
$PSRR_{100kHz}$	Power supply rejection ratio	$f = 100 \text{ kHz}$ $V_{IN} = V_{OUT} + V_{DROPOUT} (Max) + 200 \text{ mV}$ $V_{OUT} = V_{OUT} (Typ)$ $I_{OUT} = 500\text{mA}$ $C_{OUT} = 20 \mu F$		52		dB
$PSRR_{1MHz}$	Power supply rejection ratio	$f = 1 \text{ MHz}$ $V_{IN} = V_{OUT} + V_{DROPOUT} (Max) + 200 \text{ mV}$ $V_{OUT} = V_{OUT} (Typ)$ $I_{OUT} = 500\text{mA}$ $C_{OUT} = 20 \mu F$		68		dB
V_N	Output noise	$f = 10 \text{ Hz to } 100 \text{ kHz}$ $I_{OUT} = 500\text{mA}$		100		μV
Current Limit Accuracy						
I_{OV_SINK}	Current sink at over-voltage	$VOV = V_{OUT} + 100 \text{ mV}$	10			mA

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

Parameter	Description	Conditions	Min	Typ	Max	Unit
Quiescent Current Specifications						
I _{Q_ON_0mA}	Quiescent current, no load	I _{OUT} = 0 mA Note 9		8	15	μA
I _{Q_ON_1mA}	Quiescent current, low load	I _{OUT} = 1 mA Note 9		10	16	μA
I _{Q_ON_IMAX}	Quiescent current, I _{OUT_MAX}	I _{OUT} = 1000 mA Note 9		0.42	1.5	mA

Note 1 For currents less than 400 mA, a minimum of 1.2 μF (after derating) can be used.

Note 2 For I_{OUT_MAX}, see I_{MAX_LDO_LV} Absolute Maximum Ratings table.

Note 3 Output is capable down to 0.4 V at reduced accuracy. Please contact Renesas Electronics Corporation for more information

Note 4 Slew rate ≥ 50mV/us is guaranteed for C_{out} ≤ 10uF

Note 5 Accuracy -42% ... +50%, I_{OUT_LIM} > 100 mA

Note 6 The overall accuracy can be calculated by summing V_{OUT_PP} + V_{OUT_TEMP} + V_{OUT_STATIC_LD} + V_{OUT_STATIC_LINE}.

Note 7 Dropout voltage is linear with the load current. If using a lower I_{OUT_MAX} than specified, the dropout can be calculated using 10 mV per 100 mA of load.

Note 8 For slew rate set at 100 mV/us, V_{OUT} = 1.175 V

Note 9 Internal regulator current flowing to ground.

3.9.1 Load Switch Mode Characteristics

Table 14: Load Switch Mode Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
External Electrical Conditions						
V _{IN}	Input voltage		0.5 Note 1	1.25	1.4	V
I _{OUT_MAX}	Maximum output current LDO6, 7		1000			mA
	Maximum output current LDO8		1300			mA
Programmable Conditions						
SR	Slew rate, programmable to (4, 6, 8, 10) mV/μs		4		10	mV/μs

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

Parameter	Description	Conditions	Min	Typ	Max	Unit
I _{LIM}	Current limit, programmable from 29.2 mA to 1.14308 A in 29.2 mA steps LDO6, 7 Note 2		29.2	1255.6	1430.8	mA
	Current limit, programmable from 29.2 mA to 1.6936 A in 29.2 mA steps LDO8 Note 2		29.2	1255.6	1693.6	mA
Electrical Performance						
R _{ON}	On resistance			40		mΩ
SR _{ACC}	Slew rate accuracy		-35		35	%
I _{LIM,ACC}	Current limit accuracy		-35		35	%
I _{Q,OFF}	Quiescent current in off mode	TA = 25 °C			2	μA

Note 1 Register bit SEL_BYP_VGATE must be set to 0 for VIN between 0.5 V and 0.8 V, and is recommended to be set to 1 for VIN between 0.8 V and 1.25 V.

Note 2 Current limit is guaranteed for VIN > 0.7 V. Below 0.7 V, a functional current limit is not guaranteed.

3.10 VREF, IREF, Temperature Supervision Characteristics

Table 15: VREF, IREF, Temperature Supervision Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
Programmable Conditions						
V _{REF}	Reference voltage	Internal VREF		1.2		V
T _{WARN}	Warning temperature threshold, programmable to (90, 100, 110, 120) °C		90		120	°C
T _{WARN,HYS}	Warning temperature hysteresis, programmable to (0, 14) °C			14		°C
Electrical Performance						
V _{REF,ACC}	Reference voltage accuracy	Internal VREF	-1		1	%
T _{TOT}	Thermal shutdown over-temperature		125	140	155	°C

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

Parameter	Description	Conditions	Min	Typ	Max	Unit
T _{WARN_ACC}	Warning temperature threshold accuracy		-5		5	°C

3.11 Internal Oscillator Characteristics

Table 16: Internal Oscillator Electrical Characteristics

Parameter	Description	Conditions	Min	Typ	Max	Unit
Electrical Performance						
f _{CLK}	Internal clock frequency		7.2	8	8.8	MHz

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

3.12 UVLO Characteristics

Table 17: UVLO Electrical Characteristics


Parameter	Description	Conditions	Min	Typ	Max	Unit
Programmable Conditions						
VDD_UVLO_LWR	Under-voltage lower threshold (falling edge), programmable in 24.6 mV steps Note 1		2.215		2.658	V
VDD_UVLO_UPPER	Under-voltage upper threshold (rising edge)			VDD_UVLO_LWR + 3 %		V
Electrical Performance						
VDD_POR_UPPER	Deep discharge lockout upper threshold			2.1	2.2	V
VDD_POR_LWR	Deep discharge lockout lower threshold			1.9		V
VDD_UVLO_STAT_ACC	Under-voltage lower threshold static accuracy with flip gate bandgap reference		-1.5		1.5	%

Note 1 This voltage is programmed from OTP in 24.6 mV steps.

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

4 Package Information

4.1 Package Outlines



Symbol	Dimension in mm			Dimension in inch		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.4100	0.4400	0.4700	0.0161	0.0173	0.0185
A1	0.1500	0.1650	0.1800	0.0059	0.0065	0.0071
c	0.2250	0.2500	0.2750	0.0089	0.0098	0.0108
c1	0.0220	0.0250	0.0280	0.0009	0.0010	0.0011
D	1.9670	1.9920	2.0170	0.0774	0.0784	0.0794
E	1.9670	1.9920	2.0170	0.0774	0.0784	0.0794
b	0.1950	0.2250	0.2550	0.0077	0.0089	0.0100
D1	---	1.4000	---	---	0.0551	---
D2	---	0.2960	---	---	0.0117	---
D3	---	0.2960	---	---	0.0117	---
E1	---	1.4000	---	---	0.0551	---
E2	---	0.2960	---	---	0.0117	---
E3	---	0.2960	---	---	0.0117	---
e	---	0.3500	---	---	0.0138	---
aaa	---	0.025	---	---	0.001	---
bbb	---	0.060	---	---	0.002	---
ccc	---	0.030	---	---	0.001	---
ddd	---	0.050	---	---	0.002	---
eee	---	0.050	---	---	0.002	---

Figure 3: Package Outline Drawing

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

4.2 Moisture Sensitivity Level

The Moisture Sensitivity Level (MSL) is an indicator for the maximum allowable time period (floor lifetime) in which a moisture sensitive plastic device, once removed from the dry bag, can be exposed to an environment with a specified maximum temperature and a maximum relative humidity before the solder reflow process. The MSL classification is defined in

Table 18.

For detailed information on MSL levels refer to the IPC/JEDEC standard J-STD-020, which can be downloaded from <http://www.jedec.org>.


MSL rating does not apply to this device as it is not plastic encapsulated.

Table 18: MSL Classification

MSL Level	Floor Lifetime	Conditions
MSL 4	72 hours	30 °C / 60 % RH
MSL 3	168 hours	30 °C / 60 % RH
MSL 2A	4 weeks	30 °C / 60 % RH
MSL 2	1 year	30 °C / 60 % RH
MSL 1	Unlimited	30 °C / 85 % RH

PMIC with High PSRR, Low Noise, Multi-Output LDOs and Integrated Load Switches

4.3 Recommended Landing Pattern



RECOMMENDED LAND PATTERN
(PCB Top View, NSMD Design)

NOTES:

1. JEDEC compatible.
2. All dimensions are in mm and angles are in degrees.
3. Use ± 0.05 mm for the non-toleranced dimensions.
4. Numbers In () are for references only.
5. Pre-reflow solder ball diameter is $\varnothing 0.21$ mm.
6. UBM diameter is $\varnothing 0.2$ mm.

Figure 4: Recommended Landing Pattern

4.4 WLCSP Handling

Manual handling of WLCSP packages should be reduced to the absolute minimum. In cases where it is still necessary, a vacuum pick-up tool should be used. In extreme cases plastic tweezers could be used, but metal tweezers are not acceptable, since contact may easily damage the silicon chip.

Removal of a WLCSP package will cause damage to the solder balls. Therefore a removed sample cannot be reused.

WLCSP packages are sensitive to visible and infrared light. Precautions should be taken to properly shield the chip in the final product.

**PMIC with High PSRR, Low Noise, Multi-Output LDOs
and Integrated Load Switches****4.5 Soldering Information**

Refer to the IPC/JEDEC standard J-STD-020 for relevant soldering information. This document can be downloaded from <http://www.jedec.org>.

**PMIC with High PSRR, Low Noise, Multi-Output LDOs
and Integrated Load Switches**

5 Ordering Information

The ordering number consists of the part number followed by a suffix indicating the packing method. For details and availability, please consult Renesas Electronics Corporation or your local sales representative.

Table 19: Ordering Information

Part Number	Package	Size (mm)	Shipment Form	Pack Quantity
SLG51002C	WLCSP-25	1.992x1.992	T & R	

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.