SLG59H1132V

22 V, 13 mΩ, 6 A Load Switch with V_{IN} Lockout Select and MOSFET Analog Current Monitor Output

The SLG59H1132V is a high-performance, self-powered 13 mΩ NMOS load switch designed for all 4.5 V to 22 V power rails up to 6 A. Using a proprietary MOSFET design, the SLG59H1132V achieves a stable 13 mΩ RDS_{ON} across a wide input voltage range. In combining novel FET design and copper pillar interconnects, the SLG59H1132V package also exhibits a low thermal resistance for high current operation.

Designed to operate over a -40 °C to +85 °C range, the SLG59H1132V is available in a low thermal resistance, RoHS-compliant, 1.6 mm x 3.0 mm STQFN package.

Features

- Wide Operating Input Voltage Range: 4.5 V to 22 V
- Maximum Continuous Current: 6 A
- Integrated Low RDS_{ON} nFET switch: 13 mΩ
- Pin-selectable V_{IN} Overvoltage Lockout
- Two stage Automatic nFET SOA Protection:
	- 25 W SOA Threshold Without Blanking Time
	- 12.5 W SOA Threshold With 18 ms Blanking Time
- Capacitor-adjustable Inrush Current Control
- Two stage Current Limit Protection:
	- Resistor-adjustable Active Current Limit
	- Internal Short-circuit Current limit
- Open Drain FAULT Signaling
- Open Drain Power Good Signaling
- MOSFET Analog Current Monitor Output: 10 µA/A
- ON-OFF Control: Active HIGH
- Operating Temperature Range: -40°C to 85°C
- Fast 4 kΩ Output Discharge
	- Pb-Free / Halogen-Free / RoHS Compliant Packaging

Applications

- Power-Rail Switching
- Multifunction Printers
- Telecommunications Equipment
- High-performance Computing
	- 5 V, 9 V, 12 V, and 20 V Point-of-Load Power **Distribution**

Figure 1. Block Diagram

Contents

SLG59H1132V Datasheet

Figures

Tables

1. Pin Assignments

Figure 2. Pin Assignment - STQFN-18

1.1 Pin Descriptions

2. Specifications

2.1 Absolute Maximum Ratings

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

2.2 ESD Ratings

2.3 Recommended Operating Conditions

2.4 Thermal Specifications

2.5 Electrical Characteristics

SLG59H1132V Datasheet

3. Typical Performance Graphs and Operation Waveforms

*Rise and Fall Times of the ON Signal are 100 ns **Figure 3. Turn ON and Turn OFF Timing Parameter Details**

Figure 4. PG Timing Parameter Details

Figure 5. Analog Current Monitor Output Timing Parameter Details

Figure 6. Basic Operation Including Active Current Limit Protection Timing Parameter Details

Figure 7. Active Current Limit & Thermal Protection Timing Parameter Details

Figure 8. Active Current Limit & 12.5 W SOA Timing Parameter Details

Figure 9. Active Current Limit & 25 W SOA Timing Parameter Details

Figure 10. 12.5 W SOA Operation During Power up at Heavy Load Timing Parameter Details

Figure 11. 25 W SOA Operation During Power up at Heavy Load Timing Parameter Details

Figure 12. OVLO Timing Parameter Details

Figure 14. IACL vs. Temperature, VIN, and RSET

Figure 15. TTotal_ON vs. CSLEW, VIN, and Temperature

Figure 16. TTotal_ON vs. VIN, CSLEW, and Temperature

Figure 18. VOUT Slew Rate vs. CSLEW, VIN, and Temperature

Figure 20. RDSON vs. IDS, Temperature, and VIN

SLG59H1132V Datasheet

Figure 22. IOUT vs. Temperature, IDS, and VIN

3.2 Typical Operation Waveforms

3.2.1. Typical Turn ON and Power Good Operation Waveforms

Conditions: C_{SLEW} = 10 nF, C_{LOAD} = 10 µF, R_{LOAD} = 100 Ω .

Conditions: C_{SLEW} = 10 nF, C_{LOAD} = 10 µF, R_{LOAD} = 100 Ω .

Figure 24. Turn ON and Power Good Operation Waveform for V_{IN} = 12 V

Conditions: $C_{SLEW} = 10$ nF, $C_{LOAD} = 10$ µF, $R_{LOAD} = 100$ Ω .

3.2.2. Typical Turn OFF Operation Waveforms

Conditions: C_{SLEW} = 10 nF, R_{LOAD} = 100 Ω, No C_{LOAD}.

Figure 26. Turn OFF Operation Waveform for V_{IN} = 4.5 V

Conditions: C_{SLEW} = 10 nF, R_{LOAD} = 100 Ω, No C_{LOAD}.

Conditions: C_{SLEW} = 10 nF, R_{LOAD} = 100 Ω , No C_{LOAD} .

Figure 28. Turn OFF Operation Waveform for V_{IN} = 22 V

3.2.3. Typical Overvoltage Protection Operation Waveforms

Conditions: $SEL = Low$, $C_{SLEV} = 10$ nF, No C_{LOAD} , $R_{LOAD} = 1$ k Ω .

Conditions: $SEL = Low$, $C_{SLEV} = 10$ nF, No C_{LOAD} , $R_{LOAD} = 1$ k Ω .

Figure 30. OVLO Operation Waveform for $V_{\text{IN}} = 12 \text{ V} \rightarrow 16 \text{ V}$ (Extended View)

Conditions: $SEL = Low$, $C_{SLEV} = 10$ nF, No C_{LOAD} , $R_{LOAD} = 1$ k Ω .

Conditions: $SEL = High, C_{SLEV} = 10 nF, No C_{LOAD}, R_{LOAD} = 1 kΩ.$

Figure 32. OVLO Operation Waveform for $V_{IN} = 22 V \rightarrow 26 V$

Conditions: $SEL = High$, $C_{SLEV} = 10$ nF, No C_{LOAD} , $R_{LOAD} = 1$ k Ω .

Conditions: $SEL = High$, $C_{SLEV} = 10$ nF, No C_{LOAD} , $R_{LOAD} = 1$ k Ω .

Figure 34. OVLO Operation Waveform for VIN = 26 V → **22 V**

Figure 35. Application Diagram for Testing Active Current Limit and IOUT Response Time

Conditions: $C_{\text{LOAD}} = 10 \mu F$, $I_{\text{ACL}} = 1 \text{ A}$, $R_{\text{SET}} = 91 \text{ k}\Omega$.

Figure 36. Active Current Limit Operation Waveform for V_{IN} = 4.5 V

Conditions: $C_{\text{LOAD}} = 10 \mu\text{F}$, $I_{\text{ACL}} = 1 \text{ A}$, $R_{\text{SET}} = 91 \text{ k}\Omega$.

Conditions: $C_{\text{LOAD}} = 10 \mu\text{F}$, $I_{\text{ACL}} = 1 \text{ A}$, $R_{\text{SET}} = 91 \text{ k}\Omega$.

3.2.5. Typical FAULT Operation Waveforms

Conditions: $C_{\text{LOAD}} = 10 \mu\text{F}$, $I_{\text{ACL}} = 1 \text{ A}$, $R_{\text{SET}} = 91 \text{ k}\Omega$.

Conditions: $C_{\text{LOAD}} = 10 \mu F$, $I_{\text{ACL}} = 1 \text{ A}$, $R_{\text{SET}} = 91 \text{ k}\Omega$.

Conditions: $C_{\text{LOAD}} = 10 \mu\text{F}$, $I_{\text{ACL}} = 1 \text{ A}$, $R_{\text{SET}} = 91 \text{ k}\Omega$.

Conditions: $C_{\text{LOAD}} = 10 \mu\text{F}$, $I_{\text{ACL}} = 1 \text{ A}$, $R_{\text{SET}} = 91 \text{ k}\Omega$.

Conditions: $C_{\text{LOAD}} = 10 \mu\text{F}$, $I_{\text{ACL}} = 1 \text{ A}$, $R_{\text{SET}} = 91 \text{ k}\Omega$.

Conditions: $C_{\text{LOAD}} = 10 \mu\text{F}$, $I_{\text{ACL}} = 1 \text{ A}$, $R_{\text{SET}} = 91 \text{ k}\Omega$.

3.2.6. **Typical I_{OUT} Operation Waveforms**

Conditions: $C_{LOAD} = 10 \mu F$, $R_{LOAD} = 12 \Omega$, $C_{IOUT} = 0.18 \text{ nF}$, $R_{IOUT} = 64.9 \text{ k}\Omega$.

Figure 45. I_{OUT} Response Time Operation Waveform for V_{IN} = 12 V, Load Step from 0 A to 1 A

Conditions: $C_{\text{LOAD}} = 10 \mu F$, $R_{\text{LOAD}} = 12 \Omega$, $C_{\text{IOUT}} = 0.18 \text{ nF}$, $R_{\text{IOUT}} = 64.9 \text{ k}\Omega$.

Figure 46. IOUT Response Time Operation Waveform for VIN = 12 V, Load Step from 1 A to 0 A

3.2.7. Typical SOA Operation Waveforms

Conditions: $C_{SLEW} = 150$ nF, $C_{LOAD} = 10$ µF, $R_{LOAD} = 1.9$ Ω .

Conditions: $C_{SLEW} = 150$ nF, $C_{LOAD} = 10$ µF, $R_{LOAD} = 1.9$ Ω .

Figure 48. 12.5 W SOA Protection Operation Waveform with 18 ms Blanking Time for V_{IN} = 12 V (Extended View)

Conditions: C_{SLEW} = 150 nF, C_{LOAD} = 10 µF, R_{LOAD} = 5 Ω .

Conditions: $C_{SLEW} = 150$ nF, $C_{LOAD} = 10$ µF, $R_{LOAD} = 5$ Ω .

Figure 50. 12.5 W SOA Protection Operation Waveform with 18 ms Blanking Time for V_{IN} = 22 V (Extended View)

Conditions: $C_{SLEW} = 10$ nF, $C_{LOAD} = 10$ µF, $R_{LOAD} = 1$ Ω .

Conditions: $C_{SLEW} = 10$ nF, $C_{LOAD} = 10 \mu F$, $R_{LOAD} = 1 \Omega$.

Conditions: $C_{SLEW} = 33$ nF, $C_{LOAD} = 10 \mu F$, $R_{LOAD} = 4.7 \Omega$.

Conditions: $C_{SLEW} = 33$ nF, $C_{LOAD} = 10 \mu F$, $R_{LOAD} = 4.7 \Omega$.

3.2.8. Typical Short Circuit Current Limiting Operation Waveforms

Conditions: SEL = High, C_{SLEW} = 10 nF, R_{SET} = 13.3 kΩ, C_{LOAD} = 10 µF, R_{SHORT} = 0.25 Ω.

Figure 55. Short Circuit Current Limiting Operation Waveform for VIN = 4.5 V, ON = Low → **High**

Conditions: SEL = High, C_{SLEW} = 10 nF, R_{SET} = 13.3 k Ω , C_{LOAD} = 10 µF, R_{SHORT} = 0.25 Ω .

Figure 56. Short Circuit Current Limiting Operation Waveform for V_{IN} = 4.5 V, ON = Low → High (Extended View)

Conditions: SEL = High, C_{SLEW} = 10 nF, R_{SET} = 13.3 kΩ, C_{LOAD} = 10 µF, R_{SHORT} = 0.25 Ω.

Conditions: SEL = High, C_{SLEW} = 10 nF, R_{SET} = 13.3 k Ω , C_{LOAD} = 10 µF, R_{SHORT} = 0.25 Ω .

Figure 58. Short Circuit Current Limiting Operation Waveform for V_{IN} = 12 V, ON = Low → High (Extended View)

Conditions: SEL = High, ON = Low \rightarrow High, CsLEW = 10 nF, RsET = 13.3 kQ, CLOAD = 10 µF, RSHORT = 0.25 Q.

Conditions: SEL = High, ON = Low \rightarrow High, C_{SLEW} = 10 nF, R_{SET} = 13.3 k Ω , C_{LOAD} = 10 µF, R_{SHORT} = 0.25 Ω .

Figure 60. SOA is Activated at Short Circuit Condition Operation Waveform for VIN = 22 V (Extended View)

4. Application Information

Figure 61. Typical Connection Diagram

4.1 SLG59H1132V Active Current Limiting Operation

After power up the output current is initially limited to the Active Current Limit (IACL) specification listed in the [Electrical Characteristics](#page-8-4) table. The ACL monitor's response time is very fast and is triggered within a few microseconds to sudden (transient) changes in load current. When a load current overload is detected, the ACL monitor increases the FET resistance to keep the current from exceeding the power switch's I_{ACL} threshold. During active current limit operation, V_{OUT} is also reduced by I_{ACL} x RDS_{ON(ACL)}. This observed behavior is illustrated in the timing diagrams from Page [14](#page-13-0) to Page [17.](#page-16-0)

However, if the overload condition persists where the die temperature rises because of the increased FET resistance, the load switch's internal Thermal Shutdown Protection circuit can be activated. If the die temperature exceeds the listed THERM_{ON} specification, the FET will completely shutdown, thereby allowing the die to cool. When the die cools to the listed THERM_{OFF} temperature threshold, the FET is allowed to turn back on. This process may repeat as long as the output current overload condition persists.

When a current limit event is detected, the $\overline{\mathsf{FAULT}}$ signal becomes asserted in approximately $\overline{\mathsf{TFAULT}}$ _{LOW} and the SLG59H1132V operates in constant current mode with the output current set by R_{SET} (see Setting Current Limit [Threshold vs. RSET](#page-45-5) table). The SLG59H1132V continues to operate in constant current mode indefinitely until the current limit event has elapsed.

4.2 SLG59H1132V Short Circuit Current Limiting Operation

When V_{OUT} < 0.5 V (which is the case of the short circuit with the equivalent load resistance R_{LOAD} ≥ 250 mΩ), the load switch's internal Short Circuit Current Limit (SCL) monitor limits the MOSFET current to approximately 1 A (the ISCL threshold). The SLG59H1132V's short circuit current limit (SCL) protection scheme is disabled automatically once V_{OUT} rises above 0.5 V.

While keeping the output current at I_{SCL} threshold for a long period of time a die temperature can exceed the listed THERMON specification and the FET will completely shutdown, thereby allowing the die to cool. When the die cools to the listed THERM_{OFF} temperature threshold, the FET is allowed to turn back on. This process may repeat as long as the output short circuit current limit condition persists.

If a short-circuit or a very large load current transient occurs after the ON pin is toggled Low-to-High transition, the SLG59H1132V's internal SCL circuit will be triggered if V_{OUT} falls by 0.5 V.

4.3 SLG59H1132V FAULT ̅̅̅̅̅̅̅̅̅̅ **Operation**

As previously stated in the Pin Description section, the open-drain \overline{FAULT} output is asserted when an V_{IN} overvoltage, SOA protection, a current limit, or an over-temperature condition is detected. This output becomes asserted in T FAULT_{LOW} upon the detection of a fault condition. If the ON pin is toggled Low-to-High while the FAULT output is low, the FAULT output is de-asserted without delay. FAULT state is not defined for $V_{\text{IN}} < 4$ V.

4.4 SLG59H1132V PG Operation

As previously stated in the Pin Description section the open-drain PG output is asserted within TPG_{HIGH} when V_{OUT} is higher than the SLG59H1132V's PG_{TRIGGER} threshold. PG output becomes de-asserted within TPG_{LOW} when ON is toggled from High-to-Low. PG state is not defined for $V_{IN} < 4$ V.

4.5 SLG59H1132V Analog Current Monitor Operation

As an analog current output, this signal when applied to a ground-reference resistor generates a voltage proportional to the current through the n-channel MOSFET. The lout transfer characteristic is typically 10 μA/A with a voltage compliance range of $0.5 V \le V_{\text{IOUT}} \le 4 V$. Optimal I_{OUT} linearity is exhibited for $0.5 A \le I_{\text{DS}} \le 6 A$. In addition, it is recommended to bypass the IOUT pin to GND with a 0.18 nF capacitor. Depends on the applications full operating current range a resistor value from IOUT pin to GND can be changed to adjust voltage scale that is more convenient for external ADC.

4.6 Setting the SLG59H1132V Output Current Limit with RSET

The current limit operation of the SLG59H1132V begins by choosing the appropriate ±1%-tolerance R_{SET} value for the application. The recommended range for R_{SET} is:

$$
91 \ \text{k}\Omega \geq R_{\text{SET}} \geq 14 \ \text{k}\Omega
$$

which corresponds to an output constant current limit in the following range:

$$
1 \text{ A} \leq I_{\text{ACL}} \leq 7 \text{ A}
$$
\nTable 2. Setting Current Limit Threshold vs. R_{SET}

4.7 High Voltage GreenFET Safe Operating Area Explained

Renesas' High Voltage GreenFET load switches incorporate a number of internal protections features that prevents them from damaging themselves or any other circuit or subcircuit downstream of them. One particular protection feature is their Safe Operating Area (SOA) protection. SOA protection is automatically activated under overpower and, in some cases, under overcurrent conditions. Overpower SOA is activated if during start-up package power dissipation exceeds an internal 12.5 W threshold longer than 18 ms blanking time or 25 W threshold without blanking time. High Voltage GreenFET devices will quickly switch off (open circuit) upon overpower detection and automatically resume (close) nominal operation once overpower condition no longer exists.

One possible way to have an overpower condition trigger SOA protection is when High Voltage GreenFET products are enabled into heavy output resistive loads and/or into large load capacitors. It is under these conditions to follow carefully the ["Safe Start-up Condition"](#page-46-0) guidance in the Applications section of the datasheet.

During an overcurrent condition, High Voltage GreenFET devices will try to limit the output current to the level set by the external R_{SET} resistor. Limiting the output current, however, causes an increased voltage drop across the FET's channel because the FET's RDS_{ON} increased as well. Since the FET's RDS_{ON} is larger, package power dissipation also increases. If the resultant increase in package power dissipation is higher/equal than 12.5 W for longer than 18 ms blanking time or 25 W threshold without blanking time, internal SOA protection will be triggered and the FET will open circuit (switch off).

Every time SOA protection is triggered, all High Voltage GreenFET devices will automatically attempt to resume nominal operation after 160 ms. The automatic retry attempt allows to start-up again with SOA at 12.5 W for longer than 18 ms blanking time or 25 W without blanking time.

4.8 Safe Start-up Condition

SLG59H1132V has built-in protection to prevent over-heating during start-up into a heavy load. Overloading the VOUT pin with a capacitor and a resistor may result in non-monotonic V_{OUT} ramping. In general, under light loading on VOUT, Vout ramping can be controlled with C_{SLEW} value. The following equation serves as a guide:

$$
C_{SLEW} = \frac{T_{RISE}}{V_{IN}} \times 4.9~\mu A \times \frac{20}{3}
$$

where:

 T_{RISE} = Total rise time from 10% V_{OUT} to 90% V_{OUT} (ms) V_{IN} = Input Voltage (V) $C_{SLEW} =$ Capacitor value on CAP pin (nF)

When there is capacitor and resistor loading on VOUT during start up, the following tables will ensure V_{OUT} ramping is monotonic without triggering internal protection:

Table 4. Safe Start-up Loading for VIN = 22 V (Monotonic Ramp)

4.9 Setting the SLG59H1132V's Input Overvoltage Lockout Threshold

As shown in the table below, SEL selects the V_{IN} overvoltage threshold at which the SLG59H1132V's internal state machine will turn OFF (open circuit) the power MOSFET if V_{IN} exceeds the selected threshold.

SEL	VIN_OVLO
Low	14.4 V
High	24 V

Table 5. Setting Typical Overvoltage Lockout Threshold

With an activated SLG59H1132V (ON = High) and at any time V_{IN} crosses the programmed V_{IN} overvoltage threshold (V_{IN} _{OVLO}), the state machine opens the load switch and asserts the \overline{FAULT} pin within T \overline{FAULT} _{LOW}.

In applications with a deactivated or inactive SLG59H1132V (VIN > VIN_UVLO + VIN_UVLO_HYS and ON = Low) and if the applied V_{IN} is higher than the programmed V_{IN} _{OVLO} threshold, the SLG59H1132V's state machine will keep the load switch open circuited if the ON pin is toggled Low-to-High. In these cases, the FAULT pin will also be asserted within $\overline{\text{TFAULT}}_{\text{LOW}}$ and will remain asserted until V_{IN} resumes nominal, steady-state operation.

4.10 Power Dissipation Considerations

The junction temperature of the SLG59H1132V depends on factors such as board layout, ambient temperature, external air flow over the package, load current, and the RDS_{ON} generated voltage drop across each power MOSFET. While the primary contributor to the increase in the junction temperature of the SLG59H1132V is the power dissipation of its power MOSFETs, its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$
PD_{\text{TOTAL}} = \text{RDS}_{\text{ON}} \times I_{\text{DS}}^2
$$

where:

 PD_{TOTAL} = Total package power dissipation, in Watts (W) RDS_{ON} = Power MOSFET ON resistance, in Ohms $(Ω)$ $I_{DS} =$ Output current, in Amps (A)

and

$$
T_J = \, PD_{\rm TOTAL} \times \theta_{JA} + T_A
$$

where:

 T_J = Die junction temperature, in Celsius degrees ($^{\circ}$ C) θ_{JA} = Package thermal resistance, in Celsius degrees per Watt (°C/W) – highly dependent on PCB layout T_A = Ambient temperature, in Celsius degrees (\degree C)

In nominal operating mode, the SLG59H1132V's power dissipation can also be calculated by taking into account the voltage drop across the switch (V_{IN} - V_{OUT}) and the magnitude of the switch's output current (I_{DS}):

> $PD_{\text{TOTAL}} = (V_{\text{IN}} - V_{\text{OUT}}) \times I_{\text{DS}}$, or $PD_{\text{TOTAL}} = (V_{\text{IN}} - (R_{\text{LOAD}} \times I_{\text{DS}})) \times I_{\text{DS}}$

where:

 PD_{TOTAL} = Total package power dissipation, in Watts (W) V_{IN} = Switch input Voltage, in Volts (V) R_{LOAD} = Output Load Resistance, in Ohms (Ω) I_{DS} = Switch output current, in Amps (A) V_{OUT} = Switch output voltage, or R_{LOAD} x lps

In current limit mode, the SLG59H1132V's power dissipation can be calculated by taking into account the voltage drop across the load switch (V_{IN} - V_{OUT}) and the magnitude of the output current in current limit mode (I_{ACL}):

> $PD = (V_{IN} - V_{OUT}) \times I_{ACL}$, or $PD = (V_{IN} - (R_{LOAD} \times I_{ACL})) \times I_{ACL}$

where: PD = Power dissipation, in Watts (W) V_{IN} = Input Voltage, in Volts (V) R_{LOAD} = Load Resistance, in Ohms (Ω) $I_{\text{ACL}} =$ Output limited current, in Amps (A) $V_{OUT} = R_{LOAD} \times I_{ACL}$

5. Package Information

5.1 Package Outline Drawings

5.1.1. STQFN-18 (1.6mm x 3.0mm x 0.55mm, 0.4mm Pitch) Fused Lead, JEDEC MO-220, Variation WCEE

Top View

BTM View

Side View

Figure 62. STQFN-18 Package Outline Drawing

5.1.2. STQFN-18 Recommended PCB Landing Pattern

Note 1 All dimensions shown in micrometers (μ m).

5.2 Moisture Sensitivity Level

The Moisture Sensitivity Level (MSL) is an indicator for the maximum allowable time period (floor lifetime) in which a moisture sensitive plastic device, once removed from the dry bag, can be exposed to an environment with a specified maximum temperature and a maximum relative humidity before the solder reflow process. The MSL classification is defined in [Table 6.](#page-51-2)

For detailed information on MSL levels refer to the IPC / JEDEC standard J-STD-020, which can be downloaded from *[http://www.jedec.org.](http://www.jedec.org/)*

The STQFN-18 package is qualified for MSL 1.

MSL Level	Floor Lifetime	Conditions
MSL ₄	72 Hours	30°C / 60% RH
MSL ₃	168 Hours	30°C / 60% RH
MSL 2A	4 Weeks	30°C / 60% RH
MSL 2	1 Year	30°C / 60% RH
MSL ₁	Unlimited	30°C / 85% RH

Table 6. MSL Classification

5.3 Soldering Information

Refer to the IPC/JEDEC standard J-STD-020 for relevant soldering information. This document can be downloaded from *http://www.jedec.org*.

6. Marking Diagram

- **Note 2** Each character in code field can be alphanumeric A-Z and 0-9
- **Note 3** Character in code field can be alphabetic A-Z

7. Packing Specifications

7.1 Tape and Reel Specifications

7.2 Carrier Tape Drawing and Dimensions

8. PCB Layout Guidelines

- 1) Since the VIN and VOUT pins dissipate most of the heat generated during high-load current operation, it is highly recommended to make power traces as short, direct, and wide as possible. A good practice is to make power traces with absolute minimum widths of 15 mils (0.381 mm) per Ampere;
- 2) To minimize the effects of parasitic trace inductance on normal operation, it is recommended to connect input C_{IN} and output C_{LOAD} low-ESR capacitors as close as possible to the SLG59H1132V's VIN and VOUT pins;
- 3) The GND pin should be connected to system analog or power ground plane.
- 4) 2 oz. copper is recommended for high current operation.

8.1 SLG59H1132V Evaluation Board

А High Voltage GreenFET Evaluation Board for SLG59H1132V is designed according to the statements above and is illustrated on [Figure 63.](#page-54-2) Please note that evaluation board have Sense pads. They cannot carry high currents and are dedicated only for RDS_{ON} evaluation.

Figure 63. SLG59H1132V Evaluation Board

Figure 64. SLG59H1132V Evaluation Board Connection Circuit

8.2 EVB Configuration

- 1) Based on VIN voltage, set SEL pin to logic Low or logic High to configure VIN_OVLO threshold;
- 2) Connect oscilloscope probes to VIN, VOUT, ON, SEL etc.;
- 3) Turn on Power Supply and set desired VIN from 4.5 V...22 V range;
- 4) Toggle the ON signal High or Low to observe SLG59H1132V operation;
- 5) A more detailed EVB user guide can be found on the website.

9. Ordering Information

10. Revision History

RoHS Compliance

Renesas Electronics Corporation's suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www[.r](https://www.renesas.com)enesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com[/](https://www.renesas.com/contact-us)contact-us/.