

SLG59H1132V

22 V, 13 mΩ, 6 A Load Switch with V_{IN} Lockout Select and MOSFET Analog Current Monitor Output

The SLG59H1132V is a high-performance, self-powered 13 mΩ NMOS load switch designed for all 4.5 V to 22 V power rails up to 6 A. Using a proprietary MOSFET design, the SLG59H1132V achieves a stable 13 mΩ R_{DS(ON)} across a wide input voltage range. In combining novel FET design and copper pillar interconnects, the SLG59H1132V package also exhibits a low thermal resistance for high current operation.

Designed to operate over a -40 °C to +85 °C range, the SLG59H1132V is available in a low thermal resistance, RoHS-compliant, 1.6 mm x 3.0 mm STQFN package.

Features

- Wide Operating Input Voltage Range: 4.5 V to 22 V
- Maximum Continuous Current: 6 A
- Integrated Low R_{DS(ON)} nFET switch: 13 mΩ
- Pin-selectable V_{IN} Overvoltage Lockout
- Two stage Automatic nFET SOA Protection:
 - 25 W SOA Threshold Without Blanking Time
 - 12.5 W SOA Threshold With 18 ms Blanking Time

- Capacitor-adjustable Inrush Current Control
- Two stage Current Limit Protection:
 - Resistor-adjustable Active Current Limit
 - Internal Short-circuit Current limit
- Open Drain FAULT Signaling
- Open Drain Power Good Signaling
- MOSFET Analog Current Monitor Output: 10 μA/A
- ON-OFF Control: Active HIGH
- Operating Temperature Range: -40°C to 85°C
- Fast 4 kΩ Output Discharge
 - Pb-Free / Halogen-Free / RoHS Compliant Packaging

Applications

- Power-Rail Switching
- Multifunction Printers
- Telecommunications Equipment
- High-performance Computing
 - 5 V, 9 V, 12 V, and 20 V Point-of-Load Power Distribution




Figure 1. Block Diagram

Contents

Features	1
Applications	1
Contents	2
1. Pin Assignments	7
1.1 Pin Descriptions	7
2. Specifications	8
2.1 Absolute Maximum Ratings	8
2.2 ESD Ratings	8
2.3 Recommended Operating Conditions	9
2.4 Thermal Specifications	9
2.5 Electrical Characteristics	9
3. Typical Performance Graphs and Operation Waveforms	11
3.1 Typical Performance Graphs	21
3.2 Typical Operation Waveforms	26
3.2.1. Typical Turn ON and Power Good Operation Waveforms	26
3.2.2. Typical Turn OFF Operation Waveforms	27
3.2.3. Typical Overvoltage Protection Operation Waveforms	29
3.2.4. Typical Active Current Limit Operation Waveforms	32
3.2.5. Typical FAULT Operation Waveforms	34
3.2.6. Typical I _{OUT} Operation Waveforms	37
3.2.7. Typical SOA Operation Waveforms	38
3.2.8. Typical Short Circuit Current Limiting Operation Waveforms	42
4. Application Information	45
4.1 SLG59H1132V Active Current Limiting Operation	45
4.2 SLG59H1132V Short Circuit Current Limiting Operation	45
4.3 SLG59H1132V FAULT Operation	45
4.4 SLG59H1132V PG Operation	46
4.5 SLG59H1132V Analog Current Monitor Operation	46
4.6 Setting the SLG59H1132V Output Current Limit with R _{SET}	46
4.7 High Voltage GreenFET Safe Operating Area Explained	46
4.8 Safe Start-up Condition	47
4.9 Setting the SLG59H1132V's Input Overvoltage Lockout Threshold	48
4.10 Power Dissipation Considerations	48
5. Package Information	50
5.1 Package Outline Drawings	50
5.1.1. STQFN-18 (1.6mm x 3.0mm x 0.55mm, 0.4mm Pitch) Fused Lead, JEDEC MO-220, Variation WCEE	50
5.1.2. STQFN-18 Recommended PCB Landing Pattern	51
5.2 Moisture Sensitivity Level	52
5.3 Soldering Information	52
6. Marking Diagram	53
7. Packing Specifications	54
7.1 Tape and Reel Specifications	54
7.2 Carrier Tape Drawing and Dimensions	54

8. PCB Layout Guidelines	55
8.1 SLG59H1132V Evaluation Board.....	55
8.2 EVB Configuration.....	56
9. Ordering Information	57
10. Revision History	58

Figures

Figure 1. Block Diagram	1
Figure 2. Pin Assignment - STQFN-18.....	7
Figure 3. Turn ON and Turn OFF Timing Parameter Details	11
Figure 4. PG Timing Parameter Details.....	12
Figure 5. Analog Current Monitor Output Timing Parameter Details.....	13
Figure 6. Basic Operation Including Active Current Limit Protection Timing Parameter Details.....	14
Figure 7. Active Current Limit & Thermal Protection Timing Parameter Details	15
Figure 8. Active Current Limit & 12.5 W SOA Timing Parameter Details.....	16
Figure 9. Active Current Limit & 25 W SOA Timing Parameter Details.....	17
Figure 10. 12.5 W SOA Operation During Power up at Heavy Load Timing Parameter Details	18
Figure 11. 25 W SOA Operation During Power up at Heavy Load Timing Parameter Details	19
Figure 12. OVLO Timing Parameter Details.....	20
Figure 13. I_{ACL} vs. R_{SET} and V_{IN}	21
Figure 14. I_{ACL} vs. Temperature, V_{IN} , and R_{SET}	21
Figure 15. T_{Total_ON} vs. C_{SLEW} , V_{IN} , and Temperature	22
Figure 16. T_{Total_ON} vs. V_{IN} , C_{SLEW} , and Temperature	22
Figure 17. V_{OUT} Slew Rate vs. Temperature, V_{IN} , and C_{SLEW}	23
Figure 18. V_{OUT} Slew Rate vs. C_{SLEW} , V_{IN} , and Temperature	23
Figure 19. $R_{DS(on)}$ vs. Temperature and V_{IN}	24
Figure 20. $R_{DS(on)}$ vs. I_{DS} , Temperature, and V_{IN}	24
Figure 21. I_{OUT} vs. I_{DS} and V_{IN}	25
Figure 22. I_{OUT} vs. Temperature, I_{DS} , and V_{IN}	25
Figure 23. Turn ON and Power Good Operation Waveform for $V_{IN} = 4.5$ V.....	26
Figure 24. Turn ON and Power Good Operation Waveform for $V_{IN} = 12$ V.....	26
Figure 25. Turn ON and Power Good Operation Waveform for $V_{IN} = 22$ V.....	27
Figure 26. Turn OFF Operation Waveform for $V_{IN} = 4.5$ V	27
Figure 27. Turn OFF Operation Waveform for $V_{IN} = 12$ V	28
Figure 28. Turn OFF Operation Waveform for $V_{IN} = 22$ V	28
Figure 29. OVLO Operation Waveform for $V_{IN} = 12$ V \rightarrow 16 V.....	29
Figure 30. OVLO Operation Waveform for $V_{IN} = 12$ V \rightarrow 16 V (Extended View)	29
Figure 31. OVLO Operation Waveform for $V_{IN} = 16$ V \rightarrow 12 V.....	30
Figure 32. OVLO Operation Waveform for $V_{IN} = 22$ V \rightarrow 26 V.....	30
Figure 33. OVLO Operation Waveform for $V_{IN} = 22$ V \rightarrow 26 V (Extended View)	31
Figure 34. OVLO Operation Waveform for $V_{IN} = 26$ V \rightarrow 22 V.....	31
Figure 35. Application Diagram for Testing Active Current Limit and I_{OUT} Response Time	32
Figure 36. Active Current Limit Operation Waveform for $V_{IN} = 4.5$ V	32
Figure 37. Active Current Limit Operation Waveform for $V_{IN} = 12$ V	33
Figure 38. Active Current Limit Operation Waveform for $V_{IN} = 22$ V	33
Figure 39. FAULT Assertion Operation Waveform for $V_{IN} = 4.5$ V, Switch In 3.9 Ω Load.....	34
Figure 40. FAULT De-Assertion Operation Waveform for $V_{IN} = 4.5$ V, Switch Out 3.9 Ω Load.....	34
Figure 41. FAULT Assertion Operation Waveform for $V_{IN} = 12$ V, Switch In 10 Ω Load.....	35
Figure 42. FAULT De-Assertion Operation Waveform for $V_{IN} = 12$ V, Switch Out 10 Ω Load.....	35
Figure 43. FAULT Assertion Operation Waveform for $V_{IN} = 22$ V, Switch In 14 Ω Load.....	36
Figure 44. FAULT De-Assertion Operation Waveform for $V_{IN} = 22$ V, Switch Out 14 Ω Load.....	36
Figure 45. I_{OUT} Response Time Operation Waveform for $V_{IN} = 12$ V, Load Step from 0 A to 1 A.....	37
Figure 46. I_{OUT} Response Time Operation Waveform for $V_{IN} = 12$ V, Load Step from 1 A to 0 A.....	37
Figure 47. 12.5 W SOA Protection Operation Waveform with 18 ms Blanking Time for $V_{IN} = 12$ V.....	38
Figure 48. 12.5 W SOA Protection Operation Waveform with 18 ms Blanking Time for $V_{IN} = 12$ V (Extended View).....	38
Figure 49. 12.5 W SOA Protection Operation Waveform with 18 ms Blanking Time for $V_{IN} = 22$ V.....	39
Figure 50. 12.5 W SOA Protection Operation Waveform with 18 ms Blanking Time for $V_{IN} = 22$ V (Extended View).....	39
Figure 51. 25 W SOA Protection Operation Waveform for $V_{IN} = 12$ V	40
Figure 52. 25 W SOA Protection Operation Waveform for $V_{IN} = 12$ V (Extended View).....	40
Figure 53. 25 W SOA Protection Operation Waveform for $V_{IN} = 22$ V	41
Figure 54. 25 W SOA Protection Operation Waveform for $V_{IN} = 22$ V (Extended View).....	41
Figure 55. Short Circuit Current Limiting Operation Waveform for $V_{IN} = 4.5$ V, ON = Low \rightarrow High.....	42

Figure 56. Short Circuit Current Limiting Operation Waveform for $V_{IN} = 4.5\text{ V}$, ON = Low \rightarrow High (Extended View)42

Figure 57. Short Circuit Current Limiting Operation Waveform for $V_{IN} = 12\text{ V}$, ON = Low \rightarrow High43

Figure 58. Short Circuit Current Limiting Operation Waveform for $V_{IN} = 12\text{ V}$, ON = Low \rightarrow High (Extended View)43

Figure 59. SOA is Activated at Short Circuit Condition Operation Waveform for $V_{IN} = 22\text{ V}$ 44

Figure 60. SOA is Activated at Short Circuit Condition Operation Waveform for $V_{IN} = 22\text{ V}$ (Extended View)44

Figure 61. Typical Connection Diagram45

Figure 62. STQFN-18 Package Outline Drawing50

Figure 63. SLG59H1132V Evaluation Board55

Figure 64. SLG59H1132V Evaluation Board Connection Circuit56

Tables

Table 1. Pin Assignment & Description	7
Table 2. Setting Current Limit Threshold vs. R_{SET}	46
Table 3. Safe Start-up Loading for $V_{IN} = 12\text{ V}$ (Monotonic Ramp)	47
Table 4. Safe Start-up Loading for $V_{IN} = 22\text{ V}$ (Monotonic Ramp)	48
Table 5. Setting Typical Overvoltage Lockout Threshold.....	48
Table 6. MSL Classification	52

1. Pin Assignments




Figure 2. Pin Assignment - STQFN-18

1.1 Pin Descriptions

Table 1. Pin Assignment & Description

Pin #	Pin Name	Type	Pin Description
1	ON	Input	A low-to-high transition on this pin initiates the operation of the SLG59H1132V. ON is an asserted High, level-sensitive CMOS input with $V_{IL_ON} < 0.3\text{ V}$ and $V_{IH_ON} > 0.9\text{ V}$. As the ON pin input circuit does not have an internal pull-down resistor, connect this pin to a general-purpose output (GPO) of a microcontroller, an application processor, or a system controller – do not allow this pin to be open-circuited.
2	SEL	Input	As level-sensitive, CMOS input with $V_{IL_SEL} < 0.3\text{ V}$ and $V_{IH_SEL} > 1.65\text{ V}$, SEL selects one of two V_{IN} overvoltage lockout thresholds. Please see the Application Information section for additional information and the Electrical Characteristics table for the V_{IN} overvoltage thresholds. A logic low on SEL pin is achieved by connecting it to GND while logic high is achieved by connecting a 10 kΩ external resistor from the SEL pin to the system’s local logic supply that is not higher than V_{IN} voltage. The SEL pin input circuit has an internal 220 kΩ pull-down resistor when ON is Low.
3	GND	Power	Pin 3 is the main ground connection for the SLG59H1132V’s internal charge pump, its gate driver and current limit circuits as well as its internal state machine. Therefore, use a short, solid connection from Pin 3 to the system’s analog or power plane.
4-8	VIN	Power	VIN supplies the power for the operation of the SLG59H1132V, its internal control circuitry, and the drain terminal of the nFET load switch. With 5 pins fused together at VIN, connect a 47 μF (or larger) low-ESR capacitor from this pin to ground. Capacitors used at VIN should be rated at a voltage higher than maximum input voltage ever present.
9-13	VOUT	Power	Source terminal of n-channel MOSFET (5 pins fused for VOUT). Connect a 10 μF (or larger) low-ESR capacitor from this pin to ground. Capacitors used at VOUT should be rated at a voltage higher than maximum output voltage ever present.

Pin #	Pin Name	Type	Pin Description
14	PG	Output	An open-drain output, PG is asserted within TPG_{HIGH} when V_{OUT} is higher than SLG59H1132V's $PG_{TRIGGER}$ threshold. PG output becomes de-asserted within TPG_{LOW} when ON is toggled from High-to-Low. PG is not defined for $V_{IN} < 4$ V. Connect a 10 k Ω or higher external resistor from the PG pin to local system logic supply that is not higher than V_{IN} voltage.
15	\overline{FAULT}	Output	An open drain output, \overline{FAULT} is asserted within $TFAULT_{LOW}$ when a V_{IN} overvoltage, SOA protection, a current limit, or an over-temperature condition is detected. \overline{FAULT} is de-asserted within $TFAULT_{HIGH}$ when the fault condition is removed. Connect a 10 k Ω or higher external resistor from the \overline{FAULT} pin to local system logic supply that is not higher than V_{IN} voltage. \overline{FAULT} is not defined for $V_{IN} < 4$ V.
16	CAP	Output	A low-ESR, stable dielectric, ceramic surface-mount C_{SLEW} capacitor connected from CAP pin to GND sets the V_{OUT} slew rate and overall turn on time of the SLG59H1132V. For best performance, the range for C_{SLEW} values are $10 \text{ nF} \leq C_{SLEW} \leq 20 \text{ nF}$ – please see typical characteristics for additional information. Capacitors used at the CAP pin should be rated at 10 V or higher.
17	IOUT	Output	IOUT is the SLG59H1132V's power MOSFET load current monitor output. As an analog current output, this signal when applied to a ground-reference resistor generates a voltage proportional to the current through the n-channel MOSFET. The I_{OUT} transfer characteristic is typically 10 $\mu\text{A/A}$ with a voltage compliance range of $0.5 \text{ V} \leq V_{IOUT} \leq 4 \text{ V}$. Optimal I_{OUT} linearity is exhibited for $0.5 \text{ A} \leq I_{DS} \leq 6 \text{ A}$. In addition, it is recommended to bypass the IOUT pin to GND with a 0.18 nF capacitor.
18	RSET	Input	A 1%-tolerance, metal-film resistor between 14 k Ω and 91 k Ω sets the SLG59H1132V's active current limit. A 91 k Ω resistor sets the SLG59H1132V's active current limit to 1 A and a 14 k Ω resistor sets the active current limit to 7 A.

2. Specifications

2.1 Absolute Maximum Ratings

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions can adversely impact product reliability and result in failures not covered by warranty.

Parameter		Min	Max	Unit
Load Switch Input Voltage (V_{IN}) to GND	Continuous	-0.3	30	V
	Maximum pulsed V_{IN} , pulse width < 0.1 s	-	32	
Load Switch Output Voltage (V_{OUT}) to GND		-0.3	V_{IN}	V
ON, PG, CAP, SEL, RSET, IOUT and \overline{FAULT} Pin Voltages to GND		-0.3	7	V
Continuous Current from V_{IN} to V_{OUT} ($T_J < 150$ °C)		-	8.2	A
Peak Current from V_{IN} to V_{OUT} (Maximum pulsed switch current for no more than 1 ms pulse width with 1% duty cycle)		-	9	A

2.2 ESD Ratings

Parameter	Min	Max	Unit
ESD Protection (Human Body Model)	2000	-	V
ESD Protection (Charged Device Model)	500	-	V

2.3 Recommended Operating Conditions

Parameter	Condition	Min	Max	Unit
V _{IN} Operating Input Voltage		4.5	22	V
Maximum Operating Current from VIN to VOUT		-	6	A
Operating Ambient Temperature Range		-40	+85	°C

2.4 Thermal Specifications

Thermal Resistance (Typical)	θ_{JA} (°C/W) ^[1]
STQFN-18 Package	40
[1] Determined with the device mounted onto a 1 in ² , 1 oz. copper pad of FR-4 material.	

Parameter	Minimum	Maximum	Unit
Maximum Junction Temperature	-	+150	°C
Maximum Storage Temperature Range	-65	+150	°C

2.5 Electrical Characteristics

4.5 V ≤ V_{IN} ≤ 22 V; C_{IN} = 47 μF, T_A = -40 °C to 85 °C, unless otherwise noted. Typical values are at T_A = 25 °C


Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Quiescent Supply Current	I _Q	ON = High; No Load	-	0.50	0.61	mA
OFF Mode Supply Current	I _{SHDN}	ON = Low; No Load	-	0.5	3	μA
V _{IN} Undervoltage Lockout Threshold	V _{IN_UVLO}	V _{IN} Fall ↓, R _{LOAD} = 1 kΩ, no C _{LOAD}	1.9	-	3.8	V
V _{IN} Undervoltage Lockout Hysteresis	V _{IN_UVLO_HYS}	V _{IN} Rise ↑, R _{LOAD} = 1 kΩ, no C _{LOAD}	-	300	-	mV
V _{IN} Overvoltage Lockout Threshold	V _{IN_OVLO}	V _{IN} Rise ↑; SEL = Low	13.2	14.4	15.2	V
		V _{IN} Rise ↑; SEL = High	22.2	24	25.2	V
Power MOSFET Static ON Resistance	R _{DS(ON)}	T _A = 25 °C; I _{DS} = 0.1 A	-	13	14	mΩ
		T _A = 85 °C; I _{DS} = 0.1 A	-	16.8	18	
Active Current Limit	I _{ACL}	V _{OUT} > 0.5 V; R _{SET} = 30.1 kΩ	2.64	3.3	3.96	A
Short-circuit Current Limit	I _{SCL}	V _{OUT} < 0.5 V; R _{LOAD} = 0.25 Ω	-	1	-	A
V _{OUT} Discharge Resistance	R _{DISCHRG}	V _{OUT} = 0.4 V Input Bias; ON = Low	3.5	4.4	5.3	kΩ
V _{OUT} Load Capacitance	C _{LOAD}	C _{LOAD} connected from V _{OUT} to GND	-	10	-	μF
MOSFET Analog Current Monitor Output	I _{OUT}	I _{DS} = 1 A	8.5	10	11.5	μA
		I _{DS} = 3 A	27	30	33	μA
I _{OUT} Response Time to Change Current in Main MOSFET	T _{IOUT}	0% I _{OUT} to 90% I _{OUT} R _{IOUT} = 64.9 kΩ, C _{IOUT} = 180 pF; Load step from 0 A to 1 A;	-	70	-	μs

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Turn ON Delay Time	T_{ON_Delay}	50% ON to 10% V_{OUT} ; $V_{IN} = 4.5\text{ V}$, $C_{SLEW} = 10\text{ nF}$, $R_{LOAD} = 100\ \Omega$, $C_{LOAD} = 10\ \mu\text{F}$	-	0.40	0.54	ms
		50% ON to 10% V_{OUT} ; $V_{IN} = 22\text{ V}$, $C_{SLEW} = 10\text{ nF}$, $R_{LOAD} = 100\ \Omega$, $C_{LOAD} = 10\ \mu\text{F}$	-	0.9	1.2	ms
Total Turn ON Time	T_{Total_ON}	50% ON to 90% V_{OUT}	Set by External C_{SLEW} ^[2]			
		50% ON to 90% V_{OUT} ; $V_{IN} = 4.5\text{ V}$, $C_{SLEW} = 10\text{ nF}$, $R_{LOAD} = 100\ \Omega$, $C_{LOAD} = 10\ \mu\text{F}$	-	1.6	2.1	ms
		50% ON to 90% V_{OUT} ; $V_{IN} = 22\text{ V}$, $C_{SLEW} = 10\text{ nF}$, $R_{LOAD} = 100\ \Omega$, $C_{LOAD} = 10\ \mu\text{F}$	-	6.5	8	ms
V_{OUT} Slew Rate	$V_{OUT(SR)}$	10% V_{OUT} to 90% V_{OUT}	Set by External C_{SLEW} ^[2]			
		10% V_{OUT} to 90% V_{OUT} ; $V_{IN} = 4.5\text{ V}$ to 22 V , $C_{SLEW} = 10\text{ nF}$, $R_{LOAD} = 100\ \Omega$, $C_{LOAD} = 10\ \mu\text{F}$	2.4	3.2	4.0	V/ms
Turn OFF Delay Time	T_{OFF_Delay}	50% ON to V_{OUT} Fall Start; $V_{IN} = 4.5\text{ V}$ to 22 V , $R_{LOAD} = 100\ \Omega$, No C_{LOAD}	-	18	-	μs
V_{OUT} Fall Time	T_{FALL}	90% V_{OUT} to 10% V_{OUT} ; ON = High-to-Low, $V_{IN} = 4.5\text{ V}$ to 22 V , $R_{LOAD} = 100\ \Omega$, No C_{LOAD}	8	13	20	μs
$\overline{\text{FAULT}}$ Assertion Time	$T_{\overline{\text{FAULT}}_LOW}$	Abnormal Step Load Current event to $\overline{\text{FAULT}}$ go Low; $I_{ACL} = 1\text{ A}$, $V_{IN} = 22\text{ V}$, $R_{SET} = 91\text{ k}\Omega$, switch in $R_{LOAD} = 14\ \Omega$	-	80	-	μs
$\overline{\text{FAULT}}$ De-assertion Time	$T_{\overline{\text{FAULT}}_HIGH}$	Delay to $\overline{\text{FAULT}}$ go High after fault condition is removed; $I_{ACL} = 1\text{ A}$, $V_{IN} = 22\text{ V}$, $R_{SET} = 91\text{ k}\Omega$, switch out $R_{LOAD} = 14\ \Omega$	-	180	-	μs
Active Current Limit Response Time	T_{ACL}	From Load Current Step Event $I_{DS} > I_{ACL}$ to current is regulated to I_{ACL} threshold; $V_{IN} = 12\text{ V}$; $R_{SET} = 91\text{ k}\Omega$, $C_{LOAD} = 10\ \mu\text{F}$; switch in $R_{LOAD} = 10\ \Omega$	-	880	-	μs
PG Pin Output Low Voltage	V_{OL_PG}	PG Pin Sink Current $I_{PG_SINK} = 5\text{ mA}$	-	-	0.4	V
PG Pin Leakage Current	$I_{PG_Leakage}$	$V_{IN} = 4.5\text{ V}$, 9 V , 12 V , 22 V ; Switch is in On state,	-	-	1	μA
Power Good Threshold Voltage Level	$PG_{TRIGGER}$ ^[3]	V_{OUT} % of V_{IN}	85	90	95	%
PG Assertion Time	TPG_{HIGH}	Delay to PG go High after $PG_{TRIGGER}$ threshold is crossed.	1	1.25	1.5	ms
PG De-assertion Time	TPG_{LOW}	Delay to PG go Low after ON is toggled from High-to-Low.	-	7	-	μs
$\overline{\text{FAULT}}$ Pin Output Low Voltage	V_{OL_FAULT}	$\overline{\text{FAULT}}$ Pin Sink Current $I_{\overline{\text{FAULT}}_SINK} = 5\text{ mA}$, $V_{IN} = 4.5\text{ V}$, 9 V , 12 V , 22 V .	-	-	0.4	V
$\overline{\text{FAULT}}$ Pin Leakage Current	$I_{\overline{\text{FAULT}}_Leakage}$	$V_{IN} = 4.5\text{ V}$, 9 V , 12 V , 22 V ; Switch is in On state,	-	-	1	μA

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
ON Pin Input High Voltage	V_{IH_ON}		0.9	-	5	V
ON Pin Input Low Voltage	V_{IL_ON}		-	-	0.3	V
ON Pin Leakage Current	$I_{ON_Leakage}$	$1\text{ V} \leq V_{ON} \leq 5\text{ V}$ or $ON = GND$	-	-	1	μA
SEL Pin Input High Voltage	V_{IH_SEL}		1.65	-	4.5	V
SEL Pin Input Low Voltage	V_{IL_SEL}		-	-	0.3	V
SEL Pin Leakage Current	$I_{SEL_Leakage}$	$0.3\text{ V} \leq V_{SEL} \leq 4.5\text{ V}$ or $SEL = GND, ON = High$	-	-	1	μA
Thermal shutdown turn on temperature threshold	$THERM_{ON}$		-	150	-	$^{\circ}\text{C}$
Thermal shutdown turn off temperature threshold	$THERM_{OFF}$		-	125	-	$^{\circ}\text{C}$

[2] Refer to typical Timing Parameter vs. C_{SLEW} performance charts for additional information.
 [3] Guaranteed by Design

3. Typical Performance Graphs and Operation Waveforms



*Rise and Fall Times of the ON Signal are 100 ns

Figure 3. Turn ON and Turn OFF Timing Parameter Details




Figure 4. PG Timing Parameter Details




Figure 5. Analog Current Monitor Output Timing Parameter Details




Figure 6. Basic Operation Including Active Current Limit Protection Timing Parameter Details




Figure 7. Active Current Limit & Thermal Protection Timing Parameter Details




Figure 8. Active Current Limit & 12.5 W SOA Timing Parameter Details




Figure 9. Active Current Limit & 25 W SOA Timing Parameter Details




Figure 10. 12.5 W SOA Operation During Power up at Heavy Load Timing Parameter Details




Figure 11. 25 W SOA Operation During Power up at Heavy Load Timing Parameter Details




Figure 12. OVLO Timing Parameter Details

3.1 Typical Performance Graphs




Figure 13. I_{ACL} vs. R_{SET} and V_{IN}




Figure 14. I_{ACL} vs. Temperature, V_{IN}, and R_{SET}




Figure 15. T_{Total_ON} vs. C_{SLEW}, V_{IN}, and Temperature




Figure 16. T_{Total_ON} vs. V_{IN}, C_{SLEW}, and Temperature




Figure 17. VOUT Slew Rate vs. Temperature, VIN, and CSLEW




Figure 18. VOUT Slew Rate vs. CSLEW, VIN, and Temperature




Figure 19. R_{DS_ON} vs. Temperature and V_{IN}




Figure 20. R_{DS_ON} vs. I_{DS}, Temperature, and V_{IN}




Figure 21. I_{OUT} vs. I_{DS} and V_{IN}





Figure 22. I_{OUT} vs. Temperature, I_{DS}, and V_{IN}

3.2 Typical Operation Waveforms

3.2.1. Typical Turn ON and Power Good Operation Waveforms




Conditions: C_{SLEW} = 10 nF, C_{LOAD} = 10 μF, R_{LOAD} = 100 Ω.

Figure 23. Turn ON and Power Good Operation Waveform for V_{IN} = 4.5 V



Conditions: C_{SLEW} = 10 nF, C_{LOAD} = 10 μF, R_{LOAD} = 100 Ω.


Figure 24. Turn ON and Power Good Operation Waveform for V_{IN} = 12 V



Conditions: C_{SLEW} = 10 nF, C_{LOAD} = 10 μF, R_{LOAD} = 100 Ω.


Figure 25. Turn ON and Power Good Operation Waveform for V_{IN} = 22 V

3.2.2. Typical Turn OFF Operation Waveforms




Conditions: C_{SLEW} = 10 nF, R_{LOAD} = 100 Ω, No C_{LOAD}.

Figure 26. Turn OFF Operation Waveform for V_{IN} = 4.5 V



Conditions: C_{SLEW} = 10 nF, R_{LOAD} = 100 Ω, No C_{LOAD}.


Figure 27. Turn OFF Operation Waveform for V_{IN} = 12 V



Conditions: C_{SLEW} = 10 nF, R_{LOAD} = 100 Ω, No C_{LOAD}.


Figure 28. Turn OFF Operation Waveform for V_{IN} = 22 V

3.2.3. Typical Overvoltage Protection Operation Waveforms




Conditions: SEL = Low, C_{SLEW} = 10 nF, No C_{LOAD}, R_{LOAD} = 1 kΩ.

Figure 29. OVLO Operation Waveform for V_{IN} = 12 V → 16 V




Conditions: SEL = Low, C_{SLEW} = 10 nF, No C_{LOAD}, R_{LOAD} = 1 kΩ.

Figure 30. OVLO Operation Waveform for V_{IN} = 12 V → 16 V (Extended View)




Conditions: SEL = Low, C_{SLEW} = 10 nF, No C_{LOAD}, R_{LOAD} = 1 kΩ.

Figure 31. OVLO Operation Waveform for V_{IN} = 16 V → 12 V




Conditions: SEL = High, C_{SLEW} = 10 nF, No C_{LOAD}, R_{LOAD} = 1 kΩ.

Figure 32. OVLO Operation Waveform for V_{IN} = 22 V → 26 V



Conditions: SEL = High, C_{SLEW} = 10 nF, No C_{LOAD}, R_{LOAD} = 1 kΩ.

Figure 33. OVLO Operation Waveform for V_{IN} = 22 V → 26 V (Extended View)



Conditions: SEL = High, C_{SLEW} = 10 nF, No C_{LOAD}, R_{LOAD} = 1 kΩ.

Figure 34. OVLO Operation Waveform for V_{IN} = 26 V → 22 V

3.2.4. Typical Active Current Limit Operation Waveforms






Figure 35. Application Diagram for Testing Active Current Limit and IOUT Response Time




Conditions: $C_{LOAD} = 10 \mu F$, $I_{ACL} = 1 A$, $R_{SET} = 91 k\Omega$.

Figure 36. Active Current Limit Operation Waveform for $V_{IN} = 4.5 V$



Conditions: $C_{LOAD} = 10\ \mu\text{F}$, $I_{ACL} = 1\ \text{A}$, $R_{SET} = 91\ \text{k}\Omega$.


Figure 37. Active Current Limit Operation Waveform for $V_{IN} = 12\ \text{V}$



Conditions: $C_{LOAD} = 10\ \mu\text{F}$, $I_{ACL} = 1\ \text{A}$, $R_{SET} = 91\ \text{k}\Omega$.


Figure 38. Active Current Limit Operation Waveform for $V_{IN} = 22\ \text{V}$

3.2.5. Typical FAULT Operation Waveforms




Conditions: $C_{LOAD} = 10 \mu F$, $I_{ACL} = 1 A$, $R_{SET} = 91 k\Omega$.

Figure 39. FAULT Assertion Operation Waveform for $V_{IN} = 4.5 V$, Switch In 3.9Ω Load




Conditions: $C_{LOAD} = 10 \mu F$, $I_{ACL} = 1 A$, $R_{SET} = 91 k\Omega$.

Figure 40. FAULT De-Assertion Operation Waveform for $V_{IN} = 4.5 V$, Switch Out 3.9Ω Load




Conditions: $C_{LOAD} = 10 \mu\text{F}$, $I_{ACL} = 1 \text{ A}$, $R_{SET} = 91 \text{ k}\Omega$.

Figure 41. FAULT Assertion Operation Waveform for $V_{IN} = 12 \text{ V}$, Switch In 10Ω Load




Conditions: $C_{LOAD} = 10 \mu\text{F}$, $I_{ACL} = 1 \text{ A}$, $R_{SET} = 91 \text{ k}\Omega$.

Figure 42. FAULT De-Assertion Operation Waveform for $V_{IN} = 12 \text{ V}$, Switch Out 10Ω Load



Conditions: C_{LOAD} = 10 μF, I_{ACL} = 1 A, R_{SET} = 91 kΩ.


Figure 43. FAULT Assertion Operation Waveform for V_{IN} = 22 V, Switch In 14 Ω Load



Conditions: C_{LOAD} = 10 μF, I_{ACL} = 1 A, R_{SET} = 91 kΩ.


Figure 44. FAULT De-Assertion Operation Waveform for V_{IN} = 22 V, Switch Out 14 Ω Load

3.2.6. Typical I_{OUT} Operation Waveforms



Conditions: C_{LOAD} = 10 μF, R_{LOAD} = 12 Ω, C_{IOUT} = 0.18 nF, R_{IOUT} = 64.9 kΩ.


Figure 45. I_{OUT} Response Time Operation Waveform for V_{IN} = 12 V, Load Step from 0 A to 1 A



Conditions: C_{LOAD} = 10 μF, R_{LOAD} = 12 Ω, C_{IOUT} = 0.18 nF, R_{IOUT} = 64.9 kΩ.


Figure 46. I_{OUT} Response Time Operation Waveform for V_{IN} = 12 V, Load Step from 1 A to 0 A

3.2.7. Typical SOA Operation Waveforms




Conditions: $C_{SLEW} = 150 \text{ nF}$, $C_{LOAD} = 10 \text{ }\mu\text{F}$, $R_{LOAD} = 1.9 \text{ }\Omega$.

Figure 47. 12.5 W SOA Protection Operation Waveform with 18 ms Blanking Time for $V_{IN} = 12 \text{ V}$




Conditions: $C_{SLEW} = 150 \text{ nF}$, $C_{LOAD} = 10 \text{ }\mu\text{F}$, $R_{LOAD} = 1.9 \text{ }\Omega$.

Figure 48. 12.5 W SOA Protection Operation Waveform with 18 ms Blanking Time for $V_{IN} = 12 \text{ V}$ (Extended View)




Conditions: C_{SLEW} = 150 nF, C_{LOAD} = 10 μF, R_{LOAD} = 5 Ω.

Figure 49. 12.5 W SOA Protection Operation Waveform with 18 ms Blanking Time for V_{IN} = 22 V




Conditions: C_{SLEW} = 150 nF, C_{LOAD} = 10 μF, R_{LOAD} = 5 Ω.

Figure 50. 12.5 W SOA Protection Operation Waveform with 18 ms Blanking Time for V_{IN} = 22 V (Extended View)




Conditions: $C_{SLEW} = 10 \text{ nF}$, $C_{LOAD} = 10 \text{ }\mu\text{F}$, $R_{LOAD} = 1 \text{ }\Omega$.

Figure 51. 25 W SOA Protection Operation Waveform for $V_{IN} = 12 \text{ V}$




Conditions: $C_{SLEW} = 10 \text{ nF}$, $C_{LOAD} = 10 \text{ }\mu\text{F}$, $R_{LOAD} = 1 \text{ }\Omega$.

Figure 52. 25 W SOA Protection Operation Waveform for $V_{IN} = 12 \text{ V}$ (Extended View)



Conditions: $C_{SLEW} = 33 \text{ nF}$, $C_{LOAD} = 10 \text{ }\mu\text{F}$, $R_{LOAD} = 4.7 \text{ }\Omega$.


Figure 53. 25 W SOA Protection Operation Waveform for $V_{IN} = 22 \text{ V}$



Conditions: $C_{SLEW} = 33 \text{ nF}$, $C_{LOAD} = 10 \text{ }\mu\text{F}$, $R_{LOAD} = 4.7 \text{ }\Omega$.


Figure 54. 25 W SOA Protection Operation Waveform for $V_{IN} = 22 \text{ V}$ (Extended View)

3.2.8. Typical Short Circuit Current Limiting Operation Waveforms




Conditions: SEL = High, CSLEW = 10 nF, RSET = 13.3 kΩ, CLOAD = 10 μF, RSHORT = 0.25 Ω.

Figure 55. Short Circuit Current Limiting Operation Waveform for VIN = 4.5 V, ON = Low → High




Conditions: SEL = High, CSLEW = 10 nF, RSET = 13.3 kΩ, CLOAD = 10 μF, RSHORT = 0.25 Ω.

Figure 56. Short Circuit Current Limiting Operation Waveform for VIN = 4.5 V, ON = Low → High (Extended View)




Conditions: SEL = High, CSLEW = 10 nF, RSET = 13.3 kΩ, CLOAD = 10 μF, RSHORT = 0.25 Ω.

Figure 57. Short Circuit Current Limiting Operation Waveform for VIN = 12 V, ON = Low → High




Conditions: SEL = High, CSLEW = 10 nF, RSET = 13.3 kΩ, CLOAD = 10 μF, RSHORT = 0.25 Ω.

Figure 58. Short Circuit Current Limiting Operation Waveform for VIN = 12 V, ON = Low → High (Extended View)



Conditions: SEL = High, ON = Low → High, $C_{SLEW} = 10 \text{ nF}$, $R_{SET} = 13.3 \text{ k}\Omega$, $C_{LOAD} = 10 \text{ }\mu\text{F}$, $R_{SHORT} = 0.25 \text{ }\Omega$.

Figure 59. SOA is Activated at Short Circuit Condition Operation Waveform for $V_{IN} = 22 \text{ V}$



Conditions: SEL = High, ON = Low → High, $C_{SLEW} = 10 \text{ nF}$, $R_{SET} = 13.3 \text{ k}\Omega$, $C_{LOAD} = 10 \text{ }\mu\text{F}$, $R_{SHORT} = 0.25 \text{ }\Omega$.

Figure 60. SOA is Activated at Short Circuit Condition Operation Waveform for $V_{IN} = 22 \text{ V}$ (Extended View)

4. Application Information




Figure 61. Typical Connection Diagram

4.1 SLG59H1132V Active Current Limiting Operation

After power up the output current is initially limited to the Active Current Limit (I_{ACL}) specification listed in the [Electrical Characteristics](#) table. The ACL monitor’s response time is very fast and is triggered within a few microseconds to sudden (transient) changes in load current. When a load current overload is detected, the ACL monitor increases the FET resistance to keep the current from exceeding the power switch’s I_{ACL} threshold. During active current limit operation, V_{OUT} is also reduced by $I_{ACL} \times R_{DS_{ON}(ACL)}$. This observed behavior is illustrated in the timing diagrams from Page 14 to Page 17.

However, if the overload condition persists where the die temperature rises because of the increased FET resistance, the load switch’s internal Thermal Shutdown Protection circuit can be activated. If the die temperature exceeds the listed $THERM_{ON}$ specification, the FET will completely shutdown, thereby allowing the die to cool. When the die cools to the listed $THERM_{OFF}$ temperature threshold, the FET is allowed to turn back on. This process may repeat as long as the output current overload condition persists.

When a current limit event is detected, the \overline{FAULT} signal becomes asserted in approximately $T_{FAULT_{LOW}}$ and the SLG59H1132V operates in constant current mode with the output current set by R_{SET} (see [Setting Current Limit Threshold vs. RSET](#) table). The SLG59H1132V continues to operate in constant current mode indefinitely until the current limit event has elapsed.

4.2 SLG59H1132V Short Circuit Current Limiting Operation

When $V_{OUT} < 0.5\text{ V}$ (which is the case of the short circuit with the equivalent load resistance $R_{LOAD} \geq 250\text{ m}\Omega$), the load switch’s internal Short Circuit Current Limit (SCL) monitor limits the MOSFET current to approximately 1 A (the I_{SCL} threshold). The SLG59H1132V’s short circuit current limit (SCL) protection scheme is disabled automatically once V_{OUT} rises above 0.5 V.

While keeping the output current at I_{SCL} threshold for a long period of time a die temperature can exceed the listed $THERM_{ON}$ specification and the FET will completely shutdown, thereby allowing the die to cool. When the die cools to the listed $THERM_{OFF}$ temperature threshold, the FET is allowed to turn back on. This process may repeat as long as the output short circuit current limit condition persists.

If a short-circuit or a very large load current transient occurs after the ON pin is toggled Low-to-High transition, the SLG59H1132V’s internal SCL circuit will be triggered if V_{OUT} falls by 0.5 V.

4.3 SLG59H1132V \overline{FAULT} Operation

As previously stated in the Pin Description section, the open-drain \overline{FAULT} output is asserted when an V_{IN} overvoltage, SOA protection, a current limit, or an over-temperature condition is detected. This output becomes

asserted in $\overline{\text{TFAULT}}_{\text{LOW}}$ upon the detection of a fault condition. If the ON pin is toggled Low-to-High while the $\overline{\text{FAULT}}$ output is low, the $\overline{\text{FAULT}}$ output is de-asserted without delay. $\overline{\text{FAULT}}$ state is not defined for $V_{\text{IN}} < 4 \text{ V}$.

4.4 SLG59H1132V PG Operation

As previously stated in the Pin Description section the open-drain PG output is asserted within TPG_{HIGH} when V_{OUT} is higher than the SLG59H1132V's $\text{PG}_{\text{TRIGGER}}$ threshold. PG output becomes de-asserted within TPG_{LOW} when ON is toggled from High-to-Low. PG state is not defined for $V_{\text{IN}} < 4 \text{ V}$.

4.5 SLG59H1132V Analog Current Monitor Operation

As an analog current output, this signal when applied to a ground-reference resistor generates a voltage proportional to the current through the n-channel MOSFET. The I_{OUT} transfer characteristic is typically $10 \mu\text{A/A}$ with a voltage compliance range of $0.5 \text{ V} \leq V_{\text{IOUT}} \leq 4 \text{ V}$. Optimal I_{OUT} linearity is exhibited for $0.5 \text{ A} \leq I_{\text{DS}} \leq 6 \text{ A}$. In addition, it is recommended to bypass the IOUT pin to GND with a 0.18 nF capacitor. Depends on the applications full operating current range a resistor value from IOUT pin to GND can be changed to adjust voltage scale that is more convenient for external ADC.

4.6 Setting the SLG59H1132V Output Current Limit with R_{SET}

The current limit operation of the SLG59H1132V begins by choosing the appropriate $\pm 1\%$ -tolerance R_{SET} value for the application. The recommended range for R_{SET} is:

$$91 \text{ k}\Omega \geq R_{\text{SET}} \geq 14 \text{ k}\Omega$$

which corresponds to an output constant current limit in the following range:

$$1 \text{ A} \leq I_{\text{ACL}} \leq 7 \text{ A}$$

Table 2. Setting Current Limit Threshold vs. R_{SET}

R_{SET}	Active Current Limit	Active Current Limit Accuracy ^[4]
91 k Ω	1 A	$\pm 29\%$
51 k Ω	2 A	$\pm 23\%$
33 k Ω	3 A	$\pm 20\%$
24.9 k Ω	4 A	$\pm 18\%$
20 k Ω	5 A	$\pm 16\%$
16.9 k Ω	6 A	$\pm 15\%$
14 k Ω	7 A	$\pm 13\%$

[4] Over voltage and over temperature range.

4.7 High Voltage GreenFET Safe Operating Area Explained

Renesas' High Voltage GreenFET load switches incorporate a number of internal protections features that prevents them from damaging themselves or any other circuit or subcircuit downstream of them. One particular protection feature is their Safe Operating Area (SOA) protection. SOA protection is automatically activated under overpower and, in some cases, under overcurrent conditions. Overpower SOA is activated if during start-up package power dissipation exceeds an internal 12.5 W threshold longer than 18 ms blanking time or 25 W threshold without blanking time. High Voltage GreenFET devices will quickly switch off (open circuit) upon overpower detection and automatically resume (close) nominal operation once overpower condition no longer exists.

One possible way to have an overpower condition trigger SOA protection is when High Voltage GreenFET products are enabled into heavy output resistive loads and/or into large load capacitors. It is under these conditions to follow carefully the “[Safe Start-up Condition](#)” guidance in the Applications section of the datasheet.

During an overcurrent condition, High Voltage GreenFET devices will try to limit the output current to the level set by the external R_{SET} resistor. Limiting the output current, however, causes an increased voltage drop across the FET’s channel because the FET’s R_{DS(ON)} increased as well. Since the FET’s R_{DS(ON)} is larger, package power dissipation also increases. If the resultant increase in package power dissipation is higher/equal than 12.5 W for longer than 18 ms blanking time or 25 W threshold without blanking time, internal SOA protection will be triggered and the FET will open circuit (switch off).

Every time SOA protection is triggered, all High Voltage GreenFET devices will automatically attempt to resume nominal operation after 160 ms. The automatic retry attempt allows to start-up again with SOA at 12.5 W for longer than 18 ms blanking time or 25 W without blanking time.

4.8 Safe Start-up Condition

SLG59H1132V has built-in protection to prevent over-heating during start-up into a heavy load. Overloading the V_{OUT} pin with a capacitor and a resistor may result in non-monotonic V_{OUT} ramping. In general, under light loading on V_{OUT}, V_{OUT} ramping can be controlled with C_{SLEW} value. The following equation serves as a guide:

$$C_{SLEW} = \frac{T_{RISE}}{V_{IN}} \times 4.9 \mu A \times \frac{20}{3}$$

where:

T_{RISE} = Total rise time from 10% V_{OUT} to 90% V_{OUT} (ms)

V_{IN} = Input Voltage (V)

C_{SLEW} = Capacitor value on CAP pin (nF)

When there is capacitor and resistor loading on V_{OUT} during start up, the following tables will ensure V_{OUT} ramping is monotonic without triggering internal protection:

Table 3. Safe Start-up Loading for V_{IN} = 12 V (Monotonic Ramp)

Slew Rate, V/ms	C _{SLEW} ^[5] , nF	C _{LOAD} , μF	R _{LOAD} , Ω
0.2	150	3300	6.2
0.5	66	300	2
1	33	500	2
2	18	250	2
3	10	160	2
4	8.2	120	2
5	6.8	100	2

Table 4. Safe Start-up Loading for $V_{IN} = 22\text{ V}$ (Monotonic Ramp)

Slew Rate, V/ms	$C_{SLEW}^{[5]}$, nF	C_{LOAD} , μF	R_{LOAD} , Ω
0.5	66	500	12
1	33	250	8
1.5	22	160	8
2	18	120	8
2.5	13	100	8

[5] Select the closest-value tolerance capacitor.

4.9 Setting the SLG59H1132V's Input Overvoltage Lockout Threshold

As shown in the table below, SEL selects the V_{IN} overvoltage threshold at which the SLG59H1132V's internal state machine will turn OFF (open circuit) the power MOSFET if V_{IN} exceeds the selected threshold.

Table 5. Setting Typical Overvoltage Lockout Threshold

SEL	V_{IN_OVLO}
Low	14.4 V
High	24 V

With an activated SLG59H1132V (ON = High) and at any time V_{IN} crosses the programmed V_{IN} overvoltage threshold (V_{IN_OVLO}), the state machine opens the load switch and asserts the $\overline{\text{FAULT}}$ pin within $T_{\overline{\text{FAULT}}_{\text{LOW}}}$.

In applications with a deactivated or inactive SLG59H1132V ($V_{IN} > V_{IN_UVLO} + V_{IN_UVLO_HYS}$ and ON = Low) and if the applied V_{IN} is higher than the programmed V_{IN_OVLO} threshold, the SLG59H1132V's state machine will keep the load switch open circuited if the ON pin is toggled Low-to-High. In these cases, the $\overline{\text{FAULT}}$ pin will also be asserted within $T_{\overline{\text{FAULT}}_{\text{LOW}}}$ and will remain asserted until V_{IN} resumes nominal, steady-state operation.

4.10 Power Dissipation Considerations

The junction temperature of the SLG59H1132V depends on factors such as board layout, ambient temperature, external air flow over the package, load current, and the $R_{DS_{ON}}$ generated voltage drop across each power MOSFET. While the primary contributor to the increase in the junction temperature of the SLG59H1132V is the power dissipation of its power MOSFETs, its power dissipation and the junction temperature in nominal operating mode can be calculated using the following equations:

$$PD_{\text{TOTAL}} = R_{DS_{ON}} \times I_{DS}^2$$

where:

PD_{TOTAL} = Total package power dissipation, in Watts (W)

$R_{DS_{ON}}$ = Power MOSFET ON resistance, in Ohms (Ω)

I_{DS} = Output current, in Amps (A)

and

$$T_J = PD_{\text{TOTAL}} \times \theta_{JA} + T_A$$

where:

T_J = Die junction temperature, in Celsius degrees ($^{\circ}\text{C}$)

θ_{JA} = Package thermal resistance, in Celsius degrees per Watt ($^{\circ}\text{C}/\text{W}$) – highly dependent on PCB layout

T_A = Ambient temperature, in Celsius degrees ($^{\circ}\text{C}$)

In nominal operating mode, the SLG59H1132V's power dissipation can also be calculated by taking into account the voltage drop across the switch ($V_{IN} - V_{OUT}$) and the magnitude of the switch's output current (I_{DS}):

$$PD_{TOTAL} = (V_{IN} - V_{OUT}) \times I_{DS}, \text{ or}$$
$$PD_{TOTAL} = (V_{IN} - (R_{LOAD} \times I_{DS})) \times I_{DS}$$

where:

PD_{TOTAL} = Total package power dissipation, in Watts (W)

V_{IN} = Switch input Voltage, in Volts (V)

R_{LOAD} = Output Load Resistance, in Ohms (Ω)

I_{DS} = Switch output current, in Amps (A)

V_{OUT} = Switch output voltage, or $R_{LOAD} \times I_{DS}$

In current limit mode, the SLG59H1132V's power dissipation can be calculated by taking into account the voltage drop across the load switch ($V_{IN} - V_{OUT}$) and the magnitude of the output current in current limit mode (I_{ACL}):

$$PD = (V_{IN} - V_{OUT}) \times I_{ACL}, \text{ or}$$
$$PD = (V_{IN} - (R_{LOAD} \times I_{ACL})) \times I_{ACL}$$

where:

PD = Power dissipation, in Watts (W)

V_{IN} = Input Voltage, in Volts (V)

R_{LOAD} = Load Resistance, in Ohms (Ω)


I_{ACL} = Output limited current, in Amps (A)

V_{OUT} = $R_{LOAD} \times I_{ACL}$

5. Package Information

5.1 Package Outline Drawings

5.1.1. STQFN-18 (1.6mm x 3.0mm x 0.55mm, 0.4mm Pitch) Fused Lead, JEDEC MO-220, Variation WCEE



Unit: mm


Symbol	Min	Nom.	Max	Symbol	Min	Nom.	Max
A	0.50	0.55	0.60	D	2.95	3.00	3.05
A1	0.005	-	0.05	E	1.55	1.60	1.65
A2	0.10	0.15	0.20	L	0.25	0.30	0.35
b	0.13	0.18	0.23	L1	0.64	0.69	0.74
e	0.40 BSC			L2	0.15	0.20	0.25
L3	2.34	2.39	2.44	L4	0.13	0.18	0.23

Figure 62. STQFN-18 Package Outline Drawing

5.1.2. STQFN-18 Recommended PCB Landing Pattern

 Exposed Pad
(PKG face down)

 Recommended Land Pattern
(PKG face down)



Note 1 All dimensions shown in micrometers (μm).

5.2 Moisture Sensitivity Level

The Moisture Sensitivity Level (MSL) is an indicator for the maximum allowable time period (floor lifetime) in which a moisture sensitive plastic device, once removed from the dry bag, can be exposed to an environment with a specified maximum temperature and a maximum relative humidity before the solder reflow process. The MSL classification is defined in [Table 6](#).

For detailed information on MSL levels refer to the IPC / JEDEC standard J-STD-020, which can be downloaded from <http://www.jedec.org>.

The STQFN-18 package is qualified for MSL 1.

Table 6. MSL Classification

MSL Level	Floor Lifetime	Conditions
MSL 4	72 Hours	30°C / 60% RH
MSL 3	168 Hours	30°C / 60% RH
MSL 2A	4 Weeks	30°C / 60% RH
MSL 2	1 Year	30°C / 60% RH
MSL 1	Unlimited	30°C / 85% RH

5.3 Soldering Information

Refer to the IPC/JEDEC standard J-STD-020 for relevant soldering information. This document can be downloaded from <http://www.jedec.org>.

6. Marking Diagram



1132V - Part ID Field
 WW - Date Code Field^[2]
 NNN - Lot Traceability Code Field^[2]
 A - Assembly Site Code Field^[3]
 RR - Part Revision Code Field^[3]

Note 2 Each character in code field can be alphanumeric A-Z and 0-9

Note 3 Character in code field can be alphabetic A-Z


7. Packing Specifications

7.1 Tape and Reel Specifications

Package Type	# of Pins	Nominal Package Size [mm]	Max Units		Reel & Hub Size [mm]	Leader (min)		Trailer (min)		Tape Width [mm]	Part Pitch [mm]
			per Reel	per Box		Pockets	Length [mm]	Pockets	Length [mm]		
STQFN 18L 1.6x3mm 0.4P FC Green	18	1.6 x 3 x 0.55	3,000	3,000	178 / 60	100	400	100	400	8	4

7.2 Carrier Tape Drawing and Dimensions

Package Type	Pocket BTM Length	Pocket BTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge	Index Hole to Pocket Center	Tape Width
	A0	B0	K0	P0	P1	D0	E	F	W
STQFN 18L 1.6 x 3 mm 0.4P FC Green	1.78	3.18	0.76	4	4	1.5	1.75	3.5	8



8. PCB Layout Guidelines

- 1) Since the VIN and VOUT pins dissipate most of the heat generated during high-load current operation, it is highly recommended to make power traces as short, direct, and wide as possible. A good practice is to make power traces with absolute minimum widths of 15 mils (0.381 mm) per Ampere;
- 2) To minimize the effects of parasitic trace inductance on normal operation, it is recommended to connect input C_{IN} and output C_{LOAD} low-ESR capacitors as close as possible to the SLG59H1132V's VIN and VOUT pins;
- 3) The GND pin should be connected to system analog or power ground plane.
- 4) 2 oz. copper is recommended for high current operation.

8.1 SLG59H1132V Evaluation Board

A High Voltage GreenFET Evaluation Board for SLG59H1132V is designed according to the statements above and is illustrated on [Figure 63](#). Please note that evaluation board have Sense pads. They cannot carry high currents and are dedicated only for RDS_{ON} evaluation.




Figure 63. SLG59H1132V Evaluation Board




Figure 64. SLG59H1132V Evaluation Board Connection Circuit

8.2 EVB Configuration

- 1) Based on V_{IN} voltage, set SEL pin to logic Low or logic High to configure V_{IN_OVLO} threshold;
- 2) Connect oscilloscope probes to V_{IN} , V_{OUT} , ON, SEL etc.;
- 3) Turn on Power Supply and set desired V_{IN} from 4.5 V...22 V range;
- 4) Toggle the ON signal High or Low to observe SLG59H1132V operation;
- 5) A more detailed EVB user guide can be found on the website.

9. Ordering Information

Part Number	Package Description	Carrier Type	Temperature Range
SLG59H1132V	STQFN-18L, 1.6 mm x 3.0 mm	Tape and Reel	-40°C to +85°C

10. Revision History

Revision	Date	Description
1.01	Dec 09, 2024	Updated Document Number
1.00	Sep 12, 2024	Production release

RoHS Compliance

Renesas Electronics Corporation's suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.