


General Description

Renesas SLG7RN46659 is a low power and small form device. The SoC is housed in a 3mm x 3mm STQFN package which is optimal for using with small devices.

Features

- Low Power Consumption
- Pb - Free / RoHS Compliant
- Halogen - Free
- STQFN - 24 Package

Pin Configuration



(Top View)
STQFN-24

Output Summary

5 Outputs - Push Pull 1X

Pin name

Pin #	Pin name	Pin #	Pin name
1	VDDA	13	VDD
2	AGND	14	GND
3	OA0-	15	IO1
4	OA0+	16	IO2
5	OA0_OUT	17	IO3
6	RH0A	18	IO4
7	Wire	19	IO5
8	Wire	20	NC
9	RH1B	21	NC
10	SCL	22	NC
11	SDA	23	NC
12	Vref_0	24	NC

Pin Configuration

Pin #	Pin Name	Type	Pin Description	Internal Resistor
1	VDDA	Analog Power Supply	Analog Power Supply	--
2	AGND	AGND	Ground	--
3	OA0-	Analog Input/Output	Analog Input/Output	floating
4	OA0+	Analog Input/Output	Analog Input/Output	floating
5	OA0_OUT	Analog Input/Output	Analog Input/Output	floating
6	RH0A	Analog Input/Output	Analog Input/Output	floating
7	Wire	Analog Input/Output	Analog Input/Output	floating
8	Wire	Analog Input/Output	Analog Input/Output	floating
9	RH1B	Analog Input/Output	Analog Input/Output	floating
10	SCL	Digital Input	Digital Input without Schmitt trigger	floating
11	SDA	Digital Input	Digital Input without Schmitt trigger	floating
12	Vref_0	Analog Input/Output	Analog Input/Output	floating
13	VDD	PWR	Supply Voltage	--
14	GND	GND	Ground	--
15	IO1	Digital Output	Push Pull 1X	floating
16	IO2	Digital Output	Push Pull 1X	floating
17	IO3	Digital Output	Push Pull 1X	floating
18	IO4	Digital Output	Push Pull 1X	floating
19	IO5	Digital Output	Push Pull 1X	floating
20	NC	--	Keep Floating or Connect to GND	--
21	NC	Analog Input/Output	Analog Input/Output	floating
22	NC	Analog Input/Output	Analog Input/Output	floating
23	NC	Analog Input/Output	Analog Input/Output	floating
24	NC	Analog Input/Output	Analog Input/Output	floating

Ordering Information

Part Number	Package Type
SLG7RN46659V	24-pin STQFN - Tape and Reel (5k units)

Absolute Maximum Conditions

Parameter	Min.	Max.	Unit	
V_{DD} to GND, V_{DDA} to AGND (Note 1)	-0.3	7	V	
Maximum Slew Rate of V_{DDA}	--	2	V/ μ s	
Voltage at Input Pin	GND-0.3	$V_{DD}+0.3$	V	
Current at Input Pin	-1.0	1.0	mA	
Maximum Average or DC Current through V_{DDA} or AGND Pin (Per chip side)	$T_J=85^\circ\text{C}$	--	110	mA
	$T_J=110^\circ\text{C}$	--	50	mA
Maximum Average or DC Current through V_{DD} or GND Pin (Per chip side)	$T_J=85^\circ\text{C}$	--	100	mA
	$T_J=110^\circ\text{C}$	--	50	mA
Input leakage (Absolute Value)	--	1000	nA	
Storage Temperature Range	-65	150	$^\circ\text{C}$	
Junction Temperature	--	150	$^\circ\text{C}$	
ESD Protection (Human Body Model)	2000	--	V	
ESD Protection (Charged Device Model)	1300	--	V	
Moisture Sensitivity Level	1			

Note 1: V_{DDA} must be equal to V_{DD}

Electrical Characteristics

Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
V_{DD}	Supply Voltage		2.4	3.3	5	V
T_A	Operating Temperature		-20	25	70	$^\circ\text{C}$
C_{VDD}	Capacitor Value at V_{DD}		0.1	--	--	μF
C_{IN}	Input Capacitance	PINs 10, 11	--	2.9	--	pF
C_{IN}	Input Capacitance	PIN 12	--	3.6	--	pF
C_{IN}	Input Capacitance	PINs 15, 16	--	3.8	--	pF
C_{IN}	Input Capacitance	PINs 17, 18, 19	--	10.2	--	pF
C_{IN}	Input Capacitance	PIN 20	--	27.8	--	pF
C_{IN}	Input Capacitance	PIN 21	--	5.7	--	pF
I_Q	Quiescent Current	Static inputs and floating outputs. Pins #10, 11 are HIGH, Pins #3, 4 are LOW.	--	40	--	μA
V_O	Maximal Voltage Applied to any PIN in High-Impedance State		--	--	$V_{DD}+0.3$	V
V_{IH}	HIGH-Level Input Voltage	Logic Input (Note 1)	$0.7 \times V_{DD}$	--	$V_{DD}+0.3$	V
V_{IL}	LOW-Level Input Voltage	Logic Input (Note 1)	GND-0.3	--	$0.3 \times V_{DD}$	V
V_{OH}	HIGH-Level Output Voltage	Push-Pull 1X, $I_{OH}=1\text{mA}$ at $V_{DD}=2.5\text{V}$ (Note 1)	2.387	--	--	V
		Push-Pull 1X, $I_{OH}=3\text{mA}$ at $V_{DD}=3.3\text{V}$ (Note 1)	3.037	--	--	V
		Push-Pull 1X, $I_{OH}=5\text{mA}$ at $V_{DD}=5.0\text{V}$ (Note 1)	4.687	--	--	V
V_{OL}	LOW-Level Output Voltage	Push-Pull 1X, $I_{OL}=1\text{mA}$, at $V_{DD}=2.5\text{V}$ (Note 1)	--	--	0.082	V
		Push-Pull 1X, $I_{OL}=3\text{mA}$, at $V_{DD}=3.3\text{V}$ (Note 1)	--	--	0.202	V
		Push-Pull 1X, $I_{OL}=5\text{mA}$, at $V_{DD}=5.0\text{V}$ (Note 1)	--	--	0.260	V

I _{OH}	HIGH-Level Output Current (Note 2)	Push-Pull 1X, V _{OH} =V _{DD} -0.2V at V _{DD} =2.5V (Note 1)	1.72	--	--	mA
		Push-Pull 1X, V _{OH} =2.4V at V _{DD} =3.3V (Note 1)	8.31	--	--	mA
		Push-Pull 1X, V _{OH} =2.4V at V _{DD} =5.0V (Note 1)	24.00	--	--	mA
I _{OL}	LOW-Level Output Current (Note 2)	Push-Pull 1X, V _{OL} =0.15V, at V _{DD} =2.5V (Note 1)	1.74	--	--	mA
		Push-Pull 1X, V _{OL} =0.4V, at V _{DD} =3.3V (Note 1)	5.48	--	--	mA
		Push-Pull 1X, V _{OL} =0.4V, at V _{DD} =5.0V (Note 1)	7.27	--	--	mA
PON _{THR}	Power On Threshold	V _{DD} Level Required to Start Up the Chip	1.63	--	2.04	V
POFF _{THR}	Power Off Threshold	V _{DD} Level Required to Switch Off the Chip	0.96	--	1.54	V

Note 1 No hysteresis.

Note 2 DC or average current through any pin should not exceed value given in Absolute Maximum Conditions.

Operational Amplifier0 Electrical Characteristics, $V_{DDA}=2.4V$ to $5.5V$, $V_{CM}=V_{DDA}/2$, $V_{OUT}\approx V_{DDA}/2$, $R_L=100k\Omega$ to $V_{DDA}/2$, $C_L=50pF$, $T=25^\circ C$

Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
V_{DD}	Supply Voltage	Guaranteed by PSRR Test	2.4	--	5.5	V
GBW	Gain Bandwidth Product	$R_{LOAD}=10k\Omega$, $C_{LOAD}=20pF$, $G=+1V/V$ $BW=128kHz$	--	124	--	kHz
V_{OFFSET}	Input Offset Voltage	$BW=128kHz$	--	69	500	μV
V_{OFFSET}	Input Offset Voltage	$BW=128kHz$, $T=-40^\circ C$ to $+85^\circ C$	--	69	930	μV
V_{CMR}	Input Common-Mode Voltage Range	$T=-40^\circ C$ to $+85^\circ C$	-0.2	--	$V_{DD}+0.2$	V
CMRR	Common-Mode Rejection Ratio	All Op Amps, $GND+0.8V < V_{CM} < V_{DD}-0.8V$, $T=-40^\circ C$ to $+85^\circ C$	73.5	102	--	dB
CMRR	Common-Mode Rejection Ratio	All Op Amps, $GND < V_{CM} < GND+0.8V$ or $V_{DD}-0.8V < V_{CM} < V_{DD}$	69.7	101	--	dB
PSRR	Power Supply Rejection Ratio	$V_{CM}=V_{DD}/2$, $T=-40^\circ C$ to $+85^\circ C$	80	101	--	dB
PSRR	Power Supply Rejection Ratio	$V_{CM}=GND$, $T=-40^\circ C$ to $+85^\circ C$	83	102	--	dB
I_B	Input Bias Current	$T=25^\circ C$	--	1.9	± 9	pA
I_B	Input Bias Current	$T=+85^\circ C$	--	1.9	± 258	pA
I_{OFFSET}	Input Offset Current	$T=25^\circ C$	--	--	3.2	pA
I_{OFFSET}	Input Offset Current	$T=+85^\circ C$	--	--	210	pA
R_{CM}	Common-Mode Input Resistance		--	3×10^{12}	--	Ω
R_{DIFF}	Differential Input Resistance		--	10^{13}	--	Ω
A_{OL}	DC Open Loop Gain	$R_{LOAD}=1M\Omega$, $GND+0.1V < V_{OUT} < V_{DD}-0.1V$, $T=-40^\circ C$ to $+85^\circ C$	103.3	125	--	dB
A_{OL}	DC Open Loop Gain	$R_{LOAD} = 50k\Omega$, $GND+0.5V < V_{OUT} < V_{DD}-0.5V$ $T=-40^\circ C$ to $+85^\circ C$	103.4	125	--	dB
SR	Slew Rate	$R_{LOAD}=50k\Omega$, $C_{LOAD}=85pF$ $BW=128kHz$, $T=-40^\circ C$ to $+85^\circ C$	--	0.09	--	V/ μs

Note 1 AGND = GND, unless otherwise noted.

Note 2 Equivalent offset voltage of the amplifier after user's trim using digital rheostat. Gain of the amplifier is $G=200$ and the zero output voltage level $V_{zero}=V_{DD}/2$.

Note 3 Op amps analog supporting blocks are always turned on.

100K Digital Rheostat EC at VA=VDD, VB=GND, T=-40°C to +85°C, VDD=2.4V to 5.5V Unless Otherwise Noted

Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
V _{DR}	Rheostat Pin Voltage Range	Voltage between any (A or B) pins and AGND	AGND	--	V _{DDA}	V
R _{DR}	Digital Rheostat Resistance	Full resistance with all switches open (Note 1)	94.426	101.582	113.741	kΩ
R _{DR_MIN}	Minimal Rheostat Resistance	Code=0x00	43.679	--	84.779	Ω
Number of taps					1024	
Calculated resistance RH0	Rs* Resistance (Initial data)	Code=1023	--	101.52	--	kΩ
Calculated resistance RH1	Rs* Resistance (Initial data)	Code=1023	--	101.52	--	kΩ
R _s	Step Resistance	V _{DD} =(2.4V; 3.3V; 5.5V) V _{DDA} =(1V; -1V) T=(-40°C; 25°C; 85°C)	--	99.236	--	Ω
I _{DR_MAX}	Max current through Rheostat	T=25°C	--	--	2	mA

Note 1 User can calculate actual Digital Rheostat value using calibration data from NVM.

Note 2 Includes internal timing. External circuit should be counted separately.

I²C Specifications

Symbol	Parameter	Condition/Note	Min.	Typ.	Max.	Unit
F _{SCL}	Clock Frequency, SCL		--	--	1000	kHz
t _{LOW}	Clock Pulse Width Low		500	--	--	ns
t _{HIGH}	Clock Pulse Width High		260	--	--	ns
t _I	Input Filter Spike Suppression (SCL, SDA)		--	--	50	ns
t _{AA}	Clock Low to Data Out Valid		--	--	450	ns
t _{BUF}	Bus Free Time between Stop and Start		500	--	--	ns
t _{HD_STA}	Start Hold Time		260	--	--	ns
t _{SU_STA}	Start Set-up Time		260	--	--	ns
t _{HD_DAT}	Data Hold Time		0	--	--	ns
t _{SU_DAT}	Data Set-up Time		50	--	--	ns
t _R	Inputs Rise Time		--	--	120	ns
t _F	Inputs Fall Time		--	--	120	ns
t _{SU_STD}	Stop Set-up Time		260	--	--	ns
t _{DH}	Data Out Hold Time		50	--	--	ns

Chip address

HEX	BIN	DEC
0x08	0001000	8

I2C Description

1. I2C Basic Command Structure

Each command to the I2C Serial Communications block begins with a Control Byte. The bits inside this Control Byte are shown in Figure 1. After the Start bit, the first four bits are a control code, which can be set by the user in reg<1019:1016>. The Block Address is the next three bits (A10, A9, A8), which will define the most significant bits in the addressing of the data to be read (“1”) or written (“0”) by the command. This Control Byte will be followed by an Acknowledge bit (ACK).

With the exception of the Current Address Read command, all commands will have the Control Byte followed by the Word Address. The Word Address, in conjunction with the three address bits in the Control Byte, will define the specific data byte to be read or written in the command. Figure 1 shows this basic command structure.




Figure1. I2C Basic Command Structure

2. I2C Serial General Timing

Shown in Figure 2 is the general timing characteristics for the I2C Serial Communications block.




Figure2. I2C Serial General Timing

3. I2C Serial Communications: Read and Write Commands

Following the Start condition from the master, the Control Code [4 bits], the block address [3 bits] and the R/W bit (set to “0”), are placed onto the bus by the Bus Master. After the I2C Serial Communications block has provided an Acknowledge bit (ACK) the next byte transmitted by the master is the Word Address. The Block Address is the next three bits, and is the higher order addressing bits (A10, A9, A8), which when added to the Word Address will together set the internal address pointer in the 7RN46659 to the correct data byte to be written. After the 7RN46659 sends another Acknowledge bit, the Bus Master will transmit the data byte to be written into the addressed memory location. The 7RN46659 again provides an Acknowledge bit and then the Bus Master generates a Stop condition. The internal write cycle for the data will take place at the time that the 7RN46659 generates the Acknowledge bit.




Figure3. I2C Write Command

The Random Read command starts with a Control Byte (with $\overline{R/W}$ bit set to “0”, indicating a write command) and Word Address to set the internal byte address, followed by a Start bit, and then the Control Byte for the read (exactly the same as the Byte Write command). The Start bit in the middle of the command will halt the decoding of a Write command, but will set the internal address counter in preparation for the second half of the command. After the Start bit, the Bus Master issues a second control byte with the $\overline{R/W}$ bit set to “1”, after which the 7RN46659 issues an Acknowledge bit, followed by the requested eight data bits.




Figure4. I2C Random Read Command

4. Chip reconfiguration

7RN46659 has an ISP capability. This means that the chip internal blocks configuration may be changed on the fly or even re-programmed via I2C. If there is a need for temporary change of the chip configuration (it will be reset to the programmed configuration after the chip is reset or power on again) one should use Registers (A10, A9, A8 = “000”). To reprogram a configuration via I2C NVM should be accessed with A10, A9, A8 = “010”. Please keep in mind that random byte write procedure is not supported, this may lead to incorrect chip configuration. Only page write procedure is supported.


5. I2C register control data

Address Byte	Register Bit	Block	Function
0x7C	reg<992>	Virtual Input <0>	IO1 signal is HIGH (1) or LOW (0). Default is 1.
	reg<993>	Virtual Input <1>	IO2 signal is HIGH (1) or LOW (0). Default is 1.
	reg<994>	Virtual Input <2>	IO3 signal is HIGH (1) or LOW (0). Default is 0.
	reg<995>	Virtual Input <3>	IO4 signal is HIGH (1) or LOW (0). Default is 0.
	reg<996>	Virtual Input <4>	IO5 signal is HIGH (1) or LOW (0). Default is 0.
	reg<998-997>	--	Do not used
	reg<999>	Virtual Input <7>	IO7 signal is HIGH (1) or LOW (0). Default is 0.
0xC0	reg<1543:1536>	Rheostat 0 value selection	Write Rheostat 0 value
0xC1	reg<1545:1544>		Do not used
	reg<1551:1546>	--	Do not used
0xC2	reg<1559:1552>	Rheostat 0 value register (read only)	Read Rheostat 0 value. Default is 1023 (DEC).
0xC3	reg<1561:1560>		Do not used
	reg<1567:1562>	--	Do not used
0xD0	reg<1671:1664>	Rheostat 1 value selection	Write Rheostat 1 value
0xD1	reg<1673:1672>		Do not used
	reg<1679:1674>	--	Do not used
0xD2	reg<1687:1680>	Rheostat 1 value register (read only)	Read Rheostat 1 value. Default is 0 (DEC).
0xD3	reg<1689:1688>		Do not used
	reg<1695:1690>	--	Do not used
0xE6	reg<1847:1840>	Rheostat 0 tolerance data	Read Rheostat 0 tolerance data
0xE7	reg<1855:1848>		Read Rheostat 0 tolerance data
0xE8	reg<1863:1856>	Rheostat 1 tolerance data	Read Rheostat 1 tolerance data
0xE9	reg<1871:1864>		Read Rheostat 1 tolerance data

6. I2C Commands:

1. [start] [0x08] [w] [0x7C] [xxxxxx(OUT0)] [stop] // IO1 signal is HIGH (1) or LOW (0)
2. [start] [0x08] [w] [0x7C] [xxxxxx(OUT1)x] [stop] // IO2 signal is HIGH (1) or LOW (0)
3. [start] [0x08] [w] [0x7C] [xxxxx(OUT2)xx] [stop] // IO3 signal is HIGH (1) or LOW (0)
4. [start] [0x08] [w] [0x7C] [xxxx(OUT3)xxx] [stop] // IO4 signal is HIGH (1) or LOW (0)
5. [start] [0x08] [w] [0x7C] [xxx(OUT4)xxxx] [stop] // IO5 signal is HIGH (1) or LOW (0)
6. [start] [0x08] [w] [0x7C] [(OUT7)xxxxxxx] [stop] // IO7 signal is HIGH (1) or LOW (0)
7. [start] [0x08] [w] [0xC0] [xxxxxxxx] [xxxxxxxx] [stop] // set Rheostat 0 value
8. [start] [0x08] [w] [0xC2] [start] [0x08] [R] [xxxxxxxx] [xxxxxxxx] [stop] // read Rheostat 0 value
9. [start] [0x08] [w] [0xE6] [start] [0x08] [R] [xxxxxxxx] [xxxxxxxx] [stop] // read Rheostat 0 tolerance data
10. [start] [0x08] [w] [0xD0] [xxxxxxxx] [xxxxxxxx] [stop] // set Rheostat 1 value
11. [start] [0x08] [w] [0xD2] [start] [0x08] [R] [xxxxxxxx] [xxxxxxxx] [stop] // read Rheostat 1 value
12. [start] [0x08] [w] [0xE8] [start] [0x08] [R] [xxxxxxxx] [xxxxxxxx] [stop] // read Rheostat 1 tolerance data

Package Top Marking



Datasheet Revision	Programming Code Number	Lock Status	Checksum	Part Code	Revision	Date
0.11	001	U	0xA53E4283	46659	AA	06/28/2023

Registers		NVM	
√	Unlocked	√	Unlocked
	Partly lock read		Read lock
	Partly lock write		Write/Erase lock
	Partly lock read and write		Lock read and write/erase
	Partly lock read and lock write		Protect entire lock configuration
	Lock read and partly lock write		
	Read lock	√	Disable
	Write lock		
	Lock read and write		
EEPROM			
√	Unlocked		
	Upper quarter of emulated EEPROM is write protected		
	Upper half of emulated EEPROM is write protected		
	Upper 3/4 of emulated EEPROM is write protected		
	Entire emulated EEPROM is write protected		




Rheostat 0 protect (NVM Configuration data)		Rheostat 1 protect (NVM Configuration data)	
√	Unprotected for read and write/erase	√	Unprotected for read and write/erase
	Fully protected for read		Fully protected for read
	Fully protected for write/erase		Fully protected for write/erase
	Fully protected for read and write/erase		Fully protected for read and write/erase

The IC security bit is locked/set for code security for production unless otherwise specified. The Programming Code Number is not changed based on the choice of locked vs. unlocked status.

Package Outlines

STQFN 24L 3 MM X 3 MM X 0.55 MM 0.4P GREEN PACKAGE

IC Net Weight: 0.0116 g



PKG CODE	UQFN					
	MILLIMETER			INCH		
SYMBOLS	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.50	0.55	0.60	0.020	0.022	0.024
A1	0.00	0.02	0.05	0.000	0.001	0.002
A3	0.10	0.15	0.20	0.004	0.006	0.008
b	0.13	0.18	0.23	0.005	0.007	0.009
D	2.95	3.00	3.05	0.116	0.118	0.120
E	2.95	3.00	3.05	0.116	0.118	0.120
e	0.40 BSC			0.016 BSC		
L	0.175	0.225	0.275	0.007	0.009	0.011
L1	0.30	0.35	0.40	0.012	0.014	0.016
S	0.22 REF.			0.009 REF.		
aaa	0.07			0.003		
bbb	0.07			0.003		
ccc	0.10			0.004		
ddd	0.05			0.002		
eee	0.08			0.003		

A1 MAX LEAD COPLANARITY 0.05mm
STANDARD TOLERANCE : ±0.05

PAD SIZE	LEAD FINISH		JEDEC CODE
	Pure Tin	PPF	
	V	X	N/A

NOTES :


1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15mm AND 0.30mm FROM THE TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION b SHOULD NOT BE MEASURED IN THAT RADIUS AREA.
3. BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

Tape and Reel Specification

Package Type	# of Pins	Nominal Package Size [mm]	Max Units		Reel & Hub Size [mm]	Leader (min)		Trailer (min)		Tape Width [mm]	Part Pitch [mm]
			per Reel	per Box		Pockets	Length [mm]	Pockets	Length [mm]		
STQFN 24L 3mmx3mm 0.4P FC Green	24	3 x 3 x 0.55	5000	10000	330 / 100	42	336	42	336	12	8

Carrier Tape Drawing and Dimensions

Package Type	Pocket BTM Length	Pocket BTM Width	Pocket Depth	Index Hole Pitch	Pocket Pitch	Index Hole Diameter	Index Hole to Tape Edge	Index Hole to Pocket Center	Tape Width
	A0	B0	K0	P0	P1	D0	E	F	W
STQFN 24L 3mmx3mm 0.4P FC Green	3.3	3.3	0.8	4	8	1.55	1.75	5.5	12




Note: Orientation in carrier: Pin1 is at upper left corner (Quadrant1).


Refer to EIA-481 specification



Recommended Reflow Soldering Profile

Please see IPC/JEDEC J-STD-020: for relevant soldering information. More information can be found at www.jedec.org.

Layout Guidelines

Expose Pad 
(Package face down)

Recommended Landing Pattern 
(Package face down)



Datasheet Revision History

Date	Version	Change
06/19/2023	0.10	New design for SLG47004V chip
06/28/2023	0.11	Updated Device Revision Table

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.