RENESAS

TP65H035G4QS

650V SuperGaN® FET in TOLL (source tab)

Description

The TP65H035G4QS 650V, 35 m Ω gallium nitride (GaN) FET is a normally-off device using Renesas's Gen IV platform. It combines a state-of-the-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.

The Gen IV SuperGaN[®] platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.


Related Literature

- <u>Recommended External Circuitry for GaN FETs</u>
- Printed Circuit Board Layout and Probing
- Low cost driver solution

Ordering Information

Part Number	Package	Package Configuration	
TP65H035G4QS-TR	10x12mm TOLL	Source	

* "-TR" suffix refers to tape and reel. Refer to AN0012 for details.



Features

- JEDEC qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- Robust design, defined by
 - Wide gate safety margin
- Transient over-voltage capability
- Enhanced inrush current capability
- Very low QRR
- Reduced crossover loss
- · Kelvin source for low inductance gate return path

Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Achieves increased efficiency in both hard- and soft-switched circuits
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design
- Pin-to-pin drop-in with e-mode GaN

Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor

Key Specifications			
V _{DSS} (V)	650		
V(TR)DSS (V)	800		
$R_{DS(on)eff}(m\Omega)max^*$	41		
Q _{RR} (nC) typ	150		
Q _G (nC) typ	22		

* Dynamic on-resistance; ; see Figures 20 and 21

TP65H035G4QS.1v2 Jan 04, 2024



Symbol	Parameter	Limit Value	Unit	
V _{DSS}	Drain to source voltage (T」= -55°C	to 150°C)	650	
V _{(TR)DSS}	Transient drain to source voltage ^(a)	source voltage ^(a) 800		V
V _{GSS}	Gate to source voltage		±20	
PD	Maximum power dissipation @Tc=2	Maximum power dissipation @Tc=25°C		
. Continuous drain current @Tc=25		C (p)	46.5	А
ID	Continuous drain current @Tc=100°C (b)	° C (b)	29.5	А
I _{DM}	Pulsed drain current (pulse width: 10µs)		240	А
Tc	Operating temperature	Case	-55 to +150	°C
ΤJ	 Operating temperature 	Junction	-55 to +150	°C
Ts	Storage temperature		-55 to +150	°C
T _{SOLD}	Reflow soldering temperature ^(c)		260	°C

Absolute Maximum Ratings (T_c=25 °C unless otherwise stated.)

Notes:

a. In off-state, spike duty cycle D<0.01, spike duration ${<}30\mu\text{s},$ none repetitive

b. For increased stability at high current operation, see Circuit Implementation on page 3


c. Reflow MSL3

Thermal Resistance

Symbol	Parameter	Typical	Unit	
Rejc	Junction-to-case	0.8	°C/W	
R _{0JA}	Junction-to-ambient	45	°C/W	

Circuit Implementation

(See also on Figure 16)



Simplified half-bridge hard switching schematic

For additional gate driver options/configurations, please see Application Note <u>Recommended External Circuitry for GaN FETs</u>

Layout Recommendations for hard switching Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact (using Kelvin source)
- Minimize coupling with power loop
- Power loop: (For reference see page 12)
- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- \bullet Add DC bus noise filter (RC_{\tiny DCL}) to reduce to voltage ringing
- Add Switching node snubber for high current operation

Parameter	Symbol	Value
Single Gate Resistor	$R_{G} \; (R_{G(OFF)} only)$	$30~\Omega$ (D1/D2/R _{G(ON)} : NS)
Dual Gate Resistor	$R_{G(ON)} / R_{G(OFF)}$	15 Ω / 30 Ω
Dual Gate Resistor	Effective $R_{G(ON)}/R_{G(OFF)}$	10 Ω / 30 Ω
Operating frequency	F _{sw}	60~100 kHz
Steering Diode	D1/D2	Schottky diode (Vr≥20V, Vf≤0.5V,Io≥1A)
Gate Ferrite Bead	FB	180 – 270 Ω at 100MHz $^{(d)}$
Gate-to-source Resistor	R1/R2	10 kΩ
DC Link RC Noise Filter	RC _{DCL}	[4.7nF + 5Ω] x 2 or [10nF+ 2.3Ω]
Switching Node RC Snubber	$\mathrm{RC}_{\mathrm{SN}}$	Not Necessary ^(e)
Gate Driver	Driver	Si823x/Si827x or similar

Note:

d. For every design and layout, a range of ferrite beads (FB), R_G and DC link RC filter should be evaluated to help suppress any high frequency ringing and optimize performance

e. RC_{SN} (100pF + 10 Ω) is needed if

• R_{G} is smaller than recommendations

Layout is not optimized

Requires high current operation



Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Forward D	evice Characteristics		1				
VDSS(BL)	Drain-source voltage	650	_	_	V	V _{GS} =0V	
$V_{GS(th)}$	Gate threshold voltage	3.3	4	4.8	V	V _{DS} =V _{GS} , I _D =1mA	
$\Delta V_{GS(th)}/T_J$	Gate threshold voltage temperature coefficient	_	-6.5	_	mV/°C		
5	Drain-source on-resistance ^(f)	_	35	41	mΩ	V _{GS} =10V, I _D =30A	
$R_{\text{DS(on)eff}}$		_	72	_	11152	V _{GS} =10V, I _D =30A, T _J =150°C	
I _{DSS}	Drain-to-source leakage current	_	3	30	- μΑ	V _{DS} =650V, V _{GS} =0V	
IDSS		_	20	—	μΑ	V _{DS} =650V, V _{GS} =0V, T _J =150°C	
I _{GSS}	Gate-to-source forward leakage current	_	_	400	- nA	V _{GS} =20V	
IGSS	Gate-to-source reverse leakage current	_	_	-400		V _{GS} =-20V	
CISS	Input capacitance	—	1500	_		V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz	
Coss	Output capacitance	_	147	—	pF		
C _{RSS}	Reverse transfer capacitance	_	5	—			
C _{O(er)}	Output capacitance, energy related ^(g)	_	220	_	_		
C _{O(tr)}	Output capacitance, time related ^(h)	_	380	_	- pF	V_{GS} =0V, V_{DS} =0V to 400V	
Q _G	Total gate charge	_	22	_		V_{DS} =400V, V_{GS} =0V to 10V, I_D =32A	
Q _{GS}	Gate-source charge	_	8.4	_	nC		
Q_{GD}	Gate-drain charge	_	6.6	_	-		
Qoss	Output charge	_	150		nC	V_{GS} =0V, V_{DS} =0V to 400V	
t _{D(on)}	Turn-on delay	_	60	_			
t _R	Rise time	_	10	_	ns		
t _{D(off)}	Turn-off delay	_	94	_			
t⊧	Fall time	_	10	_			
E _{off}	Turn off Energy	_	53	_	μJ	V_{DS} =400V, V_{GS} =0V to 12V,	
Eon	Turn on Energy	_	66	_	μ	$R_{G(on)}=10\Omega, R_{G(off)}=30\Omega, I_D=30A, Z_{FB}=180\Omega \text{ at } 100MHz$	

Electrical Parameters (TJ=25°C unless otherwise stated)

Notes:

f. Dynamic on-resistance; see Figures 20 and 21 for test circuit and conditions

g. Equivalent capacitance to give same stored energy as $V_{\mbox{\tiny DS}}$ rises from OV to 400V

h. Equivalent capacitance to give same charging time as $V_{\mbox{\tiny DS}}$ rises from OV to 400V

Electrical Parameters (T=25°C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
Reverse Device Characteristics						
ls	Reverse current	_	_	29.5	А	V _{GS} =0V, T _C =100°C ≤25% duty cycle
		_	1.8	-	V	V _{GS} =0V, I _S =32A
Vsd	Reverse voltage (i)	-	1.3	-		V _{GS} =0V, I _S =16A
t _{RR}	Reverse recovery time	-	59	-	ns	Is=32A, VDD=400V,
Qrr	Reverse recovery charge (i)	_	0	_	nC	di/dt=1000A/ms

Notes:

i. Includes dynamic $R_{\text{DS(on)}}$ effect

j. Excludes Qoss

Typical Characteristics (Tc=25°C unless otherwise stated)






Figure 1. Typical Output Characteristics T_=25°C Parameter: V_{GS}








Figure 3. Typical Transfer Characteristics $V_{\text{DS}}\text{=}20V\text{, parameter: }T_{\text{J}}$




Figure 4. Normalized On-resistance $I_{D}{=}30\text{A},\,V_{GS}{=}8\text{V}$

Typical Characteristics (Tc=25 °C unless otherwise stated)




Figure 7. Typical Qoss

Figure 8. Typical Gate Charge

I_{DS}=32A, V_{DS}=400V

Typical Characteristics (Tc=25 °C unless otherwise stated)






Figure 9. Power Dissipation

Figure 10. Current Derating

Pulse width \leq 10µs, V_{GS} \geq 10V










Figure 12. Transient Thermal Resistance








Figure 13. Safe Operating Area Tc=25°C

Figure 14. Inductive Switching Loss Tc=25 $^\circ\text{C}$ RG=30Ω, VDS=400V




Figure 15. Inductive Switching Loss Tc=25 °C $R_{G(on)}=10\Omega, R_{G(off)}=30\Omega, V_{DS}=400V$

Test Circuits and Waveforms




Figure 16. Switching Time Test Circuit

(see circuit implementation on page 3 for methods to ensure clean switching)




Figure 18. Diode Characteristics Test Circuit




Figure 20. Dynamic RDS(on)eff Test Circuit




Figure 17. Switching Time Waveform






Figure 19. Diode Recovery Waveform




 $R_{DS(ON) Eff} = V_{DS(ON)} / I_D$





Half-bridge Reference Schematic



Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Renesas GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN</u> <u>Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Renesas GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short,	Twist the pins of TO-220 or TO-247 to accommodate GDS
both in the drive and power loop	board layout
Minimize lead length of TO-220 and TO-247 package	Use long traces in drive circuit, long lead length of the
when mounting to the PCB	devices
Use shortest sense loop for probing; attach the probe	Use differential mode probe or probe ground clip with long
and its ground connection directly to the test points	wire
See Printed Circuit Board Layout and Probing	

GaN Design Resources

The complete technical library of GaN design tools can be found at <u>Renesasusa.com/design</u>:

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations