

# TP65H050G4BS

650V SuperGaN® FET in TO-263 (source tab)

## Description

The TP65H050G4BS 650V, 50 mΩ gallium nitride (GaN) FET is a normally-off device using Renesas's Gen IV platform. It combines a state-of-the-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.

The Gen IV SuperGaN® platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.


## Related Literature

- [Recommended External Circuitry for GaN FETs](#)
- [Printed Circuit Board Layout and Probing](#)


## Ordering Information

Part Number	Package	Package Configuration
TP65H050G4BS	TO-263	Source Tab

TP65H050G4BS  
TO-263  
(top view)



Cascode Schematic Symbol



Cascode Device Structure

## Features

- JEDEC qualified GaN technology
- Dynamic  $R_{DS(on)eff}$  production tested
- Robust design, defined by
  - Wide gate safety margin
  - Transient over-voltage capability
- Enhanced inrush current capability
- Very low  $Q_{RR}$
- Reduced crossover loss

## Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
  - Increased power density
  - Reduced system size and weight
  - Overall lower system cost
- Achieves increased efficiency in both hard- and soft-switched circuits
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

## Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor



## Key Specifications

$V_{DSS}$ (V)	650
$V_{DSS(TR)}$ (V)	800
$R_{DS(on)eff}$ (mΩ) max*	60
$Q_{RR}$ (nC) typ	120
$Q_G$ (nC) typ	16

\* Dynamic on-resistance; see Figures 18 and 19

**Absolute Maximum Ratings** ( $T_c=25\text{ }^\circ\text{C}$  unless otherwise stated.)

Symbol	Parameter	Limit Value	Unit	
$V_{DSS}$	Drain to source voltage ( $T_J = -55\text{ }^\circ\text{C}$ to $150\text{ }^\circ\text{C}$ )	650	V	
$V_{DSS(TR)}$	Transient drain to source voltage <sup>a</sup>	800		
$V_{GSS}$	Gate to source voltage	$\pm 20$		
$P_D$	Maximum power dissipation @ $T_c=25\text{ }^\circ\text{C}$	119	W	
$I_D$	Continuous drain current @ $T_c=25\text{ }^\circ\text{C}$ <sup>b</sup>	34	A	
	Continuous drain current @ $T_c=100\text{ }^\circ\text{C}$ <sup>b</sup>	22	A	
$I_{DM}$	Pulsed drain current (pulse width: $10\mu\text{s}$ )	150	A	
$T_c$	Operating temperature	Case	-55 to +150	$^\circ\text{C}$
$T_J$		Junction	-55 to +150	$^\circ\text{C}$
$T_s$	Storage temperature	-55 to +150	$^\circ\text{C}$	
$T_{SOLD}$	Soldering peak temperature <sup>c</sup>	260	$^\circ\text{C}$	


Notes:

- a. In off-state, spike duty cycle  $D < 0.01$ , spike duration  $< 30\mu\text{s}$ , non repetitive
- b. For increased stability at high current operation, see Circuit Implementation on page 3
- c. Reflow MSL3

**Thermal Resistance**

Symbol	Parameter	Typical	Unit
$R_{\theta JC}$	Junction-to-case	1.05	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Junction-to-ambient	40	$^\circ\text{C}/\text{W}$

**Circuit Implementation**



**Simplified Half-bridge Schematic ( See also on Figure 14 )**

For additional gate driver options/configurations, please see Application Note [Recommended External Circuitry for GaN FETs](#)

**Layout Recommendations**

**Gate Loop:**

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact

**Power loop: ( For reference see page 13 )**

- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- Add DC bus snubber to reduce to voltage ringing
- Add Switching node snubber for high current operation

Recommended gate drive: (0V, 12V) with  $R_G = 30\Omega$

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber ( $RC_{DCL}$ ) <sup>a</sup>	Recommended Switching Node RC Snubber ( $RC_{SN}$ ) <sup>b</sup>
200 – 300 $\Omega$ at 100MHz	[4.7nF + 8 $\Omega$ ] x 2	Not necessary <sup>b</sup>

Notes:

- a.  $RC_{DCL}$  should be placed as close as possible to the drain pin
- b.  $RC_{SN}$  (200pF + 5 $\Omega$ ) is needed only if  $R_G$  is smaller than recommendations

**Electrical Parameters** ( $T_J=25^\circ\text{C}$  unless otherwise stated)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
<b>Forward Device Characteristics</b>						
$V_{DSS(BL)}$	Drain-source voltage	650	—	—	V	$V_{GS}=0V$
$V_{GS(th)}$	Gate threshold voltage	3.3	4	4.8	V	$V_{DS}=V_{GS}, I_D=0.7\text{mA}$
$\Delta V_{GS(th)}/T_J$	Gate threshold voltage temperature coefficient	—	-6.2	—	mV/ $^\circ\text{C}$	
$R_{DS(on)eff}$	Drain-source on-resistance <sup>a</sup>	—	50	60	m $\Omega$	$V_{GS}=10V, I_D=22A$
		—	105	—		$V_{GS}=10V, I_D=22A, T_J=150^\circ\text{C}$
$I_{DSS}$	Drain-to-source leakage current	—	4	40	$\mu\text{A}$	$V_{DS}=650V, V_{GS}=0V$
		—	15	—		$V_{DS}=650V, V_{GS}=0V, T_J=150^\circ\text{C}$
$I_{GSS}$	Gate-to-source forward leakage current	—	—	100	nA	$V_{GS}=20V$
		—	—	-100		$V_{GS}=-20V$
$C_{ISS}$	Input capacitance	—	1000	—	pF	$V_{GS}=0V, V_{DS}=400V, f=1\text{MHz}$
$C_{OSS}$	Output capacitance	—	110	—		
$C_{RSS}$	Reverse transfer capacitance	—	6	—		
$C_{O(er)}$	Output capacitance, energy related <sup>b</sup>	—	164	—	pF	$V_{GS}=0V, V_{DS}=0V \text{ to } 400V$
$C_{O(tr)}$	Output capacitance, time related <sup>c</sup>	—	280	—		
$Q_G$	Total gate charge	—	16	24	nC	$V_{DS}=400V, V_{GS}=0V \text{ to } 10V, I_D=22A$
$Q_{GS}$	Gate-source charge	—	6	—		
$Q_{GD}$	Gate-drain charge	—	5	—		
$Q_{OSS}$	Output charge	—	120	—	nC	$V_{GS}=0V, V_{DS}=0V \text{ to } 400V$
$t_{D(on)}$	Turn-on delay	—	49.2	—	ns	$V_{DS}=400V, V_{GS}=0V \text{ to } 10V, I_D=22A, R_g=45\Omega, Z_{FB}=240\Omega \text{ at } 100\text{MHz}$ (See Figure 14)
$t_R$	Rise time	—	11.3	—		
$t_{D(off)}$	Turn-off delay	—	88.3	—		
$t_F$	Fall time	—	10.9	—		

Notes:

- a. Dynamic on-resistance; see Figures 17 and 18 for test circuit and conditions
- b. Equivalent capacitance to give same stored energy as  $V_{DS}$  rises from 0V to 400V
- c. Equivalent capacitance to give same charging time as  $V_{DS}$  rises from 0V to 400V

**Electrical Parameters** ( $T_J=25^\circ\text{C}$  unless otherwise stated)


Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
<b>Reverse Device Characteristics</b>						
$I_S$	Reverse current	—	—	22	A	$V_{GS}=0V$ , $T_C=100^\circ\text{C}$ , $\leq 25\%$ duty cycle
$V_{SD}$	Reverse voltage <sup>a</sup>	—	2.2	2.6	V	$V_{GS}=0V$ , $I_S=22A$
		—	1.6	1.9		$V_{GS}=0V$ , $I_S=11A$
$t_{RR}$	Reverse recovery time	—	50	—	ns	$I_S=22A$ , $V_{DD}=400V$
$Q_{RR}$	Reverse recovery charge	—	120	—	nC	
$(di/dt)_{RM}$	Reverse diode $di/dt$ <sup>b</sup>	—	—	2500	A/ $\mu\text{s}$	Circuit implementation and parameters on page 3

Notes:


a. Includes dynamic  $R_{DS(on)}$  effect

b. Reverse conduction  $di/dt$  will not exceed this max value with recommended  $R_{\theta}$ .


**Typical Characteristics** ( $T_c=25^\circ\text{C}$  unless otherwise stated)




**Figure 1. Typical Output Characteristics  $T_J=25^\circ\text{C}$**   
Parameter:  $V_{GS}$



**Figure 2. Typical Output Characteristics  $T_J=150^\circ\text{C}$**   
Parameter:  $V_{GS}$



**Figure 3. Typical Transfer Characteristics**  
 $V_{DS}=20\text{V}$ , parameter:  $T_J$



**Figure 4. Normalized On-resistance**  
 $I_D=30\text{A}$ ,  $V_{GS}=8\text{V}$

Typical Characteristics ( $T_c=25^\circ\text{C}$  unless otherwise stated)




Figure 5. Typical Capacitance  
 $V_{GS}=0V, f=1MHz$




Figure 6. Typical  $C_{oss}$  Stored Energy




Figure 7. Typical  $Q_{oss}$




Figure 8. Typical Gate Charge  
 $I_{DS}=32A, V_{DS}=400V$

Typical Characteristics ( $T_c=25^\circ\text{C}$  unless otherwise stated)




Figure 9. Power Dissipation




Figure 10. Current Derating

Pulse width  $\leq 10\mu\text{s}$ ,  $V_{GS} \geq 10\text{V}$




Figure 11. Forward Characteristics of Rev. Diode

$I_S=f(V_{SD})$ , parameter:  $T_J$




Figure 12. Transient Thermal Resistance



Typical Characteristics ( $T_c=25^\circ\text{C}$  unless otherwise stated)




Figure 13. Safe Operating Area  $T_c=25^\circ\text{C}$

Test Circuits and Waveforms




Figure 14. Switching Time Test Circuit

(see circuit implementation on page 3 for methods to ensure clean switching)




Figure 15. Switching Time Waveform




Figure 16. Diode Characteristics Test Circuit




Figure 17. Diode Recovery Waveform




Figure 18. Dynamic  $R_{DS(ON)eff}$  Test Circuit




Figure 19. Dynamic  $R_{DS(ON)eff}$  Waveform

$$R_{DS(ON) Eff} = V_{DS(ON)} / I_D$$

## Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Renesas GaN devices, see application note [Printed Circuit Board Layout and Probing for GaN Power Switches](#). The table below provides some practical rules that should be followed during the evaluation.

### When Evaluating Renesas GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See <a href="#">Printed Circuit Board Layout and Probing</a>	


## GaN Design Resources

The complete technical library of GaN design tools can be found at [Renesasusa.com/design](https://www.renesas.com/design):

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

Mechanical

3 Lead TO-263 Package




COMMON DIMENSIONS  
(UNITS OF MEASURE=MILLIMETER)


SYMBOL	MIN	NOM	MAX
A	4.40	4.57	4.70
A1	0	0.10	0.25
A2	2.59	2.69	2.79
b	0.77	-	0.90
b1	0.76	0.81	0.86
b2	1.23	-	1.36
b3	1.22	1.27	1.32
c	0.34	-	0.47
c1	0.33	0.38	0.43
c2	1.22	-	1.32
D	9.05	9.15	9.25
D1	6.60	-	-
E	10.06	10.16	10.26
E1	7.80	-	8.20
e	2.54BSC		
H	14.70	15.10	15.50
L	2.00	2.30	2.60
L1	1.17	1.27	1.40
L2	-	-	1.75
L3	0.25BSC		
L4	2.00REF		
θ	0°	-	8°
θ 1	5°	7°	9°
θ 2	1°	3°	5°

NOTES:  
ALL DIMENSIONS REFER TO JEDEC STANDARD TO-263 AB DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

### Half-bridge Reference Schematic and PCB Layout



Half-bridge layout Sample (Top Layer)



Half-bridge layout Sample (Bottom Layer)

