RENESAS

TP65H070G4QS

650V SuperGaN® FET in TOLL (source tab)

Description

The TP65H070G4QS 650V, 72 mΩ gallium nitride (GaN) FET is a normally-off device using Renesas's Gen IV platform. It combines a state-of-the-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.

The Gen IV SuperGaN® platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.


Related Literature

- Recommended External Circuitry for GaN FETs
- Printed Circuit Board Layout and Probing
- Low cost driver solution

Ordering Information

Part Number	Package	Package Configuration
TP65H070G4QS-TR	10x12mm TOLL	Source

* "-TR" suffix refers to tape and reel. Refer to AN0012 for details.



Cascode Schematic Symbol

Cascode Device Structure

Features

- JEDEC-qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- Robust design, defined by
 - Wide gate safety margin
- Transient over-voltage capability
- Enhanced inrush current capability
- Very low QRR
- Reduced crossover loss
- Kelvin source for low inductance gate return path


Benefits

- Enables AC-DC bridgeless totem-pole PFC designs
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Achieves increased efficiency in both hard- and soft-switched circuits
- Easy to drive with commonly-used gate drivers
- Pin-to-pin drop-in with e-mode GaN

Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor

VDSS (V)



$R_{DS(on)eff}(m\Omega)$ max*	60
Q _{OSS} (nC) typ	120
Q _G (nC) typ	16

* Dynamic on-resistance; see Figures 19 and 20

Symbol	Paramete	Limit Value	Unit		
V _{DSS}	Drain to source voltage (TJ = -55	650			
$V_{\text{DSS}(\text{TR})}$	Transient drain to source voltage	Transient drain to source voltage ^(a)		V	
V _{GSS}	Gate to source voltage	±20			
PD	Maximum power dissipation @To	96	W		
I	Continuous drain current @Tc=2	25°C (b)	29	А	
ID	Continuous drain current @Tc=100°C (b)		18	А	
I _{DM}	Pulsed drain current (pulse widt	Pulsed drain current (pulse width: 10µs)		А	
Tc	Operating temperature	Case	-55 to +150	°C	
۲J	Operating temperature	Junction	-55 to +150	°C	
Ts	Storage temperature		-55 to +150	°C	
T _{SOLD}	Soldering peak temperature (c)		260	°C	

Absolute Maximum Ratings (T_c=25 °C unless otherwise stated.)

Notes:

a. In off-state, spike duty cycle D<0.01, spike duration ${<}30\mu\text{s},$ non repetitive


b. For increased stability at high current operation, see Circuit Implementation on page 3

c. For 10 sec., 1.6mm from the case

Thermal Resistance

Symbol	Parameter Typical		Unit
Rojc	Junction-to-case	1	°C/W
R _{ØJA}	Junction-to-ambient	62	°C/W

Circuit Implementation (4)



For additional gate driver options/configurations, please see Application Note <u>Recommended External Circuitry for GaN FETs</u>

Layout Recommendations for hard switching Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact (using Kelvin source)
- Minimize coupling with power loop
- Power loop: (For reference see page 12)
- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- \bullet Add DC bus noise filter (RC_{\tiny DCL}) to reduce to voltage ringing
- Add Switching node snubber for high current operation

Symbol Parameter Value Single Gate Resistor (d) R_G (R_{G(OFF)} only) 45 Ω (D1/D2/R_{G(ON)}: NS) Dual Gate Resistor (d) RG(ON) / RG(OFF) 30 Ω / 45 Ω Dual Gate Resistor (d) Effective RG(ON) / RG(OFF) $18 \Omega / 45 \Omega$ ≤300 kHz **Operating frequency** F_{sw} Gate Ferrite Bead FB $180 - 330 \Omega$ at $100 MHz^{(d)}$ Gate-to-source Resistor R1/R2 $10 k\Omega$ DC Link RC Noise Filter 4.7nF + 5Ω RCDCL Switching Node RC Snubber **RC**_{SN} Not Necessary (e) Gate Driver Driver Si823x/Si827x or similar

Simplified Half-bridge Schematic (See also on Figure 15)

Note:

d. For every design and layout, a range of ferrite beads (FB), R_G and DC link RC filter should be evaluated to help suppress any high frequency ringing and optimize performance

e. RC_{SN} (47pF + 15Ω) is needed if

- R_{G} is smaller than recommendations
- Layout is not optimized
- Requires high current operation

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
Forward D	Device Characteristics			1		
VDSS(BL)	Drain-source voltage	650	_	_	V	V _{GS} =0V
$V_{\text{GS(th)}}$	Gate threshold voltage	3.3	4	4.8	V	V _{DS} =V _{GS} , I _D =0.7mA
$\Delta V_{GS(th)}/T_J$	Gate threshold voltage temperature coefficient	_	-6.2	-	mV/°C	
		_	72	85	mΩ	V _{GS} =10V, I _D =16A
$R_{DS(on)eff}$	Drain-source on-resistance ^(f)	_	148	_		V _{GS} =10V, I _D =16A, T _J =150°C
		—	3	30		V _{DS} =650V, V _{GS} =0V
IDSS	Drain-to-source leakage current	_	12	_	μA	V _{DS} =650V, V _{GS} =0V, T _J =150°C
		—	_	100	<u>ب</u> م	V _{GS} =20V
lgss	Gate-to-source forward leakage current	_	_	-100	– nA	V _{GS} =-20V
CISS	Input capacitance	_	600	-		V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz
Coss	Output capacitance	_	74	-	pF	
C _{RSS}	Reverse transfer capacitance	_	2	-		
C _{O(er)}	Output capacitance, energy related ^(g)	_	109	-		V_{GS} =0V, V_{DS} =0V to 400V
C _{O(tr)}	Output capacitance, time related ^(h)	_	200	-	pF	
Q_{G}	Total gate charge	_	8.4	-		V_{DS} =400V, V_{GS} =0V to 10V, I_D =16A
Q _{GS}	Gate-source charge	_	3.3	-	nC	
Q_{GD}	Gate-drain charge	_	2.3	-		
Qoss	Output charge	_	78	-	nC	V_{GS} =0V, V_{DS} =0V to 400V
t _{D(on)}	Turn-on delay	_	27	-		V_{DS} =400V, V_{GS} =0V to 10V, I_D =22A, Rg=45 Ω , Z_{FB} =240 Ω at 100MHz (See Figure 15)
t _R	Rise time	_	9	-		
$t_{\text{D(off)}}$	Turn-off delay	_	71	-	ns	
tr	Fall time	_	6.5	_		

Electrical Parameters (T_=25°C unless otherwise stated)

Notes:

f. Dynamic on-resistance; see Figures 19 and 20 for test circuit and conditions

g. Equivalent capacitance to give same stored energy as $V_{\mbox{\tiny DS}}$ rises from OV to 400V

h. Equivalent capacitance to give same charging time as $V_{\mbox{\tiny DS}}$ rises from OV to 400V

Electrical Parameters (T_=25°C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Reverse Device Characteristics							
ls	Reverse current	_	-	16	A	V_{GS} =0V, Tc=100°C, ≤25% duty cycle	
V _{SD} Reverse voltage (i)		_	2.2	2.6	v	V _{GS} =0V, I _S =16A	
	_	1.6	1.9	V	V _{GS} =0V, I _S =8A		
t _{RR}	Reverse recovery time	-	34	_	ns	Is=16A, VDD=400V	
Q _{RR}	Reverse recovery charge (j)	_	0	_	nC	di/dt = 1000A/us	

Notes:

i. Includes dynamic $R_{\mbox{\tiny DS(on)}}$ effect

j. Excludes Qoss

Typical Characteristics (Tc=25 °C unless otherwise stated)






Figure 1. Typical Output Characteristics TJ=25°C Parameter: V_{GS}








 V_{DS} =20V, parameter: T_J





Typical Characteristics (Tc=25 °C unless otherwise stated)




Figure 7. Typical Qoss

Figure 8. Typical Gate Charge

I_{DS}=32A, V_{DS}=400V

Typical Characteristics (Tc=25°C unless otherwise stated)





Figure 11. Forward Characteristics of Rev. Diode $I_{S}{=}f(V_{SD}), \ parameter: T_{J}$

Figure 12. Transient Thermal Resistance






Figure 13. Safe Operating Area Tc=25°C

Figure 14. Inductive Switching Loss Tc=25°C Rg=45 Ω , V_{DS}=400V

Test Circuits and Waveforms




Figure 15. Switching Time Test Circuit

(see circuit implementation on page 3 for methods to ensure clean switching)





Figure 17. Diode Characteristics Test Circuit








Figure 16. Switching Time Waveform




Figure 18. Diode Recovery Waveform




Figure 20. Dynamic RDS(on)eff Waveform

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Renesas GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power</u> <u>Switches</u>. The table below provides some practical rules that should be followed during the evaluation.


When Evaluating Renesas GaN Devices:

DO	DO NOT
Minimize circuit inductance by keeping traces short, both in the drive and power loop	Twist the pins of TO-220 or TO-247 to accommodate GDS board layout
Minimize lead length of TO-220 and TO-247 package when mounting to the PCB	Use long traces in drive circuit, long lead length of the devices
Use shortest sense loop for probing; attach the probe and its ground connection directly to the test points	Use differential mode probe or probe ground clip with long wire
See Printed Circuit Board Layout and Probing	

GaN Design Resources

The complete technical library of GaN design tools can be found at Renesasusa.com/design:

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations



Half-bridge Reference Schematic

