

TP65H100G4PS

650V SuperGaN® GaN FET in TO-220 (source tab)

Description

The TP65H100G4PS650V, $92m\Omega$ Gallium Nitride (GaN) FET is a normally-off device using Renesas's Gen IV platform. It combines a state-of-the-art high voltage GaN HEMT with a low voltage silicon MOSFET to offer superior reliability and performance.

The Gen IV SuperGaN® platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge.

Related Literature


- Printed Circuit Board Layout and Probing
- Recommendations for Vapor Phase Reflow
- Recommended External Circuitry for GaN FETs
- PQFN Tape and Reel Information


Product Series and Ordering Information


| Part Number | Package | Package Configuration |
|--------------|---------|--------------------------|
| TP65H100G4PS | TO-220 | Source |











Cascode Device Structure

Features


- Gen IV technology
- JEDEC-qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- Robust design, defined by
 - Wide gate safety margin
 - Transient over-voltage capability
- Very low QRR
- Reduced crossover loss
- RoHS compliant and Halogen-free packaging

Benefits

- Achieves increased efficiency in both hard- and soft-switched circuits
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

Applications







Lighting







| Key Specifications | | | |
|-------------------------------|------|--|--|
| V _{DS} (V) min | 650 | | |
| V _{DSS(TR)} (V) max | 800 | | |
| R _{DS(on)} (mΩ) max* | 110 | | |
| Qoss (nC) typ | 56 | | |
| O _G (nC) tvp | 14.4 | | |

^{*} Dynamic RDS(OR); see Figures 18 and 19

Absolute Maximum Ratings (T_c=25 °C unless otherwise stated.)

| Symbol | Parameter | Limit Value | Unit | | | |
|----------------------|---|--------------------------------|---------------------------------------|----|------|---|
| V _{DSS} | Drain to source voltage (T _J = -55°C t | o 150°C) | 650 | | | |
| V _{DSS(TR)} | Transient drain to source voltage (a) | | Transient drain to source voltage (a) | | 800 | V |
| V _{GSS} | Gate to source voltage | ±20 | | | | |
| P _D | Maximum power dissipation @Tc=25 | num power dissipation @Tc=25°C | | W | | |
| ı | Continuous drain current @Tc=25°C (b) | | Continuous drain current @Tc=25°C (b) | | 18.9 | А |
| I _D | Continuous drain current @Tc=100°C (b) | | 12 | А | | |
| I _{DM} | Pulsed drain current (pulse width: 10µs) | | 95 | А | | |
| T _C | Operating temperature | Case | -55 to +150 | °C | | |
| Tı | - Operating temperature | Junction | -55 to +150 | °C | | |
| Ts | Storage temperature | | -55 to +150 | °C | | |
| Tsold | Reflow soldering temperature (c) | | 260 | °C | | |

Notes:

Thermal Resistance

| Symbol | Parameter | Typical | Unit |
|--------|-------------------------|---------|------|
| Rejc | Junction-to-case | 1.9 | °C/W |
| Roja | Junction-to-ambient (d) | 50 | °C/W |

ESD


| Symbol | Parameter | Maximum | Unit |
|--------|----------------------|---------|------|
| HDM | Human-body model | 750 | V |
| CDM | Charged-device model | 2000 | V |

a. In off-state, spike duty cycle D<0.01, spike duration <30 μ s.

b. For increased stability at high current operation, see Circuit Implementation on page 3 $\,$

c. Reflow MSL3

Circuit Implementation



Simplified Half-bridge Schematic

Recommended gate drive: (OV, 10-12V) with $R_{\text{G(tot)}}$ = 36 Ω (d)

For additional gate driver options/configurations, please see Application Note <u>Recommended External Circuitry for GaN FETs</u>

Layout Recommendations Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact
- Minimize coupling with power loop

Power loop: (For reference see page 13)

- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- Add DC bus snubber to reduce to voltage ringing
- Add Switching node snubber for high current operation

For additional driver configurations/options please see application note ANO009.

| Gate Ferrite Bead (FB) | Required DC Link RC Snubber (RC _{DCL}) (e) |
|------------------------|--|
| 100-330Ω @ 100MHz | [10nF + 10Ω] x 2 |

Notes

- d. For bridge topologies only. $R_{\mbox{\tiny G}}$ could be much smaller in single ended topologies.
- e. $RC_{\mbox{\tiny DGL}}$ should be placed as close as possible to the drain pin.

Electrical Parameters (T₂=25 °C unless otherwise stated)

| Symbol | Parameter | Min | Тур | Max | Unit | Test Conditions | |
|--------------------------------|--|-----|------|------|-------|--|--|
| Forward Device Characteristics | | | | | | | |
| V _{DSS(BL)} | Maximum drain-source voltage | 650 | _ | _ | V | V _{GS} =0V | |
| $V_{GS(th)}$ | Gate threshold voltage | 3.2 | 3.65 | 4.1 | V | V _{DS} =V _{GS} , I _D =1.8mA | |
| $\Delta V_{GS(th)}\!/T_J$ | Gate threshold voltage temperature coefficient | _ | -5.8 | _ | mV/°C | | |
| R _{DS(on)eff} | Drain-source on-resistance (f) | _ | 92 | 110 | - mΩ | V _{GS} =10V, I _D =12A, T _J =25°C | |
| TVDS(on)err | Drain-source off-resistance V | _ | 184 | _ | 11122 | V _{GS} =10V, I _D =12A, T _J =150°C | |
| I _{DSS} | Drain-to-source leakage current | _ | 2.5 | 25 | - μΑ | V _{DS} =650V, V _{GS} =0V, T _J =25°C | |
| IDSS | Diani-to-Source leakage current | _ | 5 | _ | μΑ | V _{DS} =650V, V _{GS} =0V, T _J =150°C | |
| | Gate-to-source forward leakage current | _ | _ | 100 | - A | V _{GS} =20V | |
| I _{GSS} | Gate-to-source reverse leakage current | _ | _ | -100 | - nA | V _{GS} =-20V | |
| Ciss | Input capacitance | _ | 818 | _ | | V _{GS} =0V, V _{DS} =400V, f=500kHz | |
| Coss | Output capacitance | _ | 53 | _ | pF | | |
| C _{RSS} | Reverse transfer capacitance | _ | 3.6 | _ | | | |
| C _{O(er)} | Output capacitance, energy related (g) | _ | 78 | _ | pF | V _{GS} =0V, V _{DS} =0V to 400V | |
| C _{O(tr)} | Output capacitance, time related (h) | _ | 139 | _ | με | | |
| Q _G | Total gate charge | _ | 14.4 | _ | | V_{DS} =400V, V_{GS} =0V to 10V, I_{D} =12A | |
| Q _{GS} | Gate-source charge | _ | 4.7 | _ | nC | | |
| Q_{GD} | Gate-drain charge | _ | 5.2 | _ | | | |
| Qoss | Output charge | _ | 56 | _ | nC | V _{GS} =0V, V _{DS} =0V to 400V | |
| t _{D(on)} | Turn-on delay | _ | 23 | _ | | V_{DS} =400V, V_{GS} =0V to 12V, I_{D} =13A, R_{G} =36 Ω , Z_{FB} =120 Ω at 100MHz (| |
| t _R | Rise time | _ | 7.1 | _ | | | |
| t _{D(off)} | Turn-off delay | _ | 58 | _ | ns | | |
| t _F | Fall time | _ | 7.5 | _ | 1 | See Figure 14) | |

Notes:

f. Dynamic R_{DS(on)} value; see Figures 18 and 19 for conditions

g. Equivalent capacitance to give same stored energy from OV to 400V

h. Equivalent capacitance to give same charging time from \mbox{OV} to $\mbox{400V}$

Electrical Parameters (T₂=25 °C unless otherwise stated)


| Symbol | Parameter | Min | Тур | Max | Unit | Test Conditions |
|--------------------------------|-----------------------------|-----|--|-----|------|--|
| Reverse Device Characteristics | | | | | | |
| Is | Reverse current | _ | _ | 12 | А | V _{GS} =0V, T _C =100°C, ≤20% duty cycle |
| V | — 1.7 — V | W | V _{GS} =0V, I _S =12A | | | |
| V _{SD} | Reverse voltage (i) | _ | 1.4 | _ | V | V _{GS} =0V, I _S =8A |
| t _{RR} | Reverse recovery time | _ | 17 | _ | ns | I _S =13A, V _{DD} =400V, |
| QRR | Reverse recovery charge (j) | _ | 0 | _ | nC | di/dt=1000A/ms |

Notes:

i. Includes dynamic $R_{\mbox{\tiny DS(on)}}$ effect

j. Excludes Qoss

Typical Characteristics (T_c=25 °C unless otherwise stated)







Figure 1. Typical Output Characteristics T_J=25 °C

Parameter: V_{GS}

Figure 2. Typical Output Characteristics T_J=150 °C

Parameter: V_{GS}







Figure 3. Typical Transfer Characteristics V_{DS} =20V, parameter: T_J

Figure 4. Normalized On-resistance $I_D \! = \! 13A,\, V_{GS} \! = \! 10V$

Typical Characteristics (T_c=25 °C unless otherwise stated)







Figure 5. Typical Capacitance V_{GS}=0V, f=500kHz

Figure 6. Typical Coss Stored Energy







Figure 7. Typical Qoss

Figure 8. Typical Gate Charge

I_{DS}=10A, V_{DS}=400V

Typical Characteristics (T_c=25 °C unless otherwise stated)







Figure 9. Power Dissipation

Figure 10. Current Derating

Pulse width $\leq 10 \mu s$, $V_{GS} \geq 10 V$






Figure 11. Forward Characteristics of Rev. Diode $I_S {=} f(V_{SD}), \ parameter; \ T_J$

Figure 12. Transient Thermal Resistance

Typical Characteristics (T₀=25 °C unless otherwise stated)




Figure 13. Safe Operating Area $T_c=25\,^{\circ}\text{C}$

Test Circuits and Waveforms




Figure 14. Switching Time Test Circuit

(see circuit implementation on page 3 for methods to ensure clean switching)




Figure 16. Diode Characteristics Test Circuit




Figure 18. Dynamic R_{DS(on)eff} Test Circuit




Figure 15. Switching Time Waveform




Figure 17. Diode Recovery Waveform




Figure 19. Dynamic R_{DS(on)eff} Waveform

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Renesas GaN devices, see application note <u>Printed Circuit Board Layout and Probing for GaN Power Switches</u>. The table below provides some practical rules that should be followed during the evaluation.

When Evaluating Renesas GaN Devices:

| DO | DO NOT |
|---|--|
| Minimize circuit inductance by keeping traces short, | Twist the pins of TO-220 or TO-247 to accommodate GDS |
| both in the drive and power loop | board layout |
| Minimize lead length of TO-220 and TO-247 package | Use long traces in drive circuit, long lead length of the |
| when mounting to the PCB | devices |
| Use shortest sense loop for probing; attach the probe | Use differential mode probe or probe ground clip with long |
| and its ground connection directly to the test points | wire |
| See Printed Circuit Board Layout and Probing | |

GaN Design Resources

The complete technical library of GaN design tools can be found at Renesasusa.com/design:

- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations

3 Lead TO-220 (PS) Package

Pin 1: Gate; Pin 2: Source; Pin 3: Drain, Tab: Source

