Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



MOS INTEGRATED CIRCUIT

... J750064, 750066, 750068, 750064(A), 750066(A), 750068(A)

4-BIT SINGLE-CHIP MICROCONTROLLERS

The μ PD750068 is one of the 75XL Series 4-bit single-chip microcontrollers and has a data processing capability comparable to that of an 8-bit microcontroller.

The μ PD750068 provides more CPU functions compared to the 75X Series and realizes high-speed operation at the low voltage of 1.8 V, making it ideal for battery-driven applications. This device has on-chip A/D converters, and sophisticated timers capable of operating as a 16-bit timer. The μ PD750068(A) has a higher reliability than the μ PD750068.

A version with on-chip one-time PROM, μ PD75P0076, is also available for the evaluation during system development or for small-scale production.

Detailed function descriptions are provided in the following user's manual. Be sure to read the document before designing.

 μ PD750068 User's Manual: U10670E

Features

- o Low-voltage operation: VDD = 1.8 to 5.5 V
- o On-chip memory
 - Program memory (ROM): 4096×8 bits (μ PD750064, 750064(A)) 6144×8 bits (μ PD750066, 750066(A))

 8192×8 bits (μ PD750068, 750068(A))

 Data memory (RAM): 512 × 4 bits

- Variable instruction execution time for high-speed operation and power-saved operation
 - 0.95, 1.91, 3.81, 15.3 μs (@ 4.19-MHz operation)
 - 0.67, 1.33, 2.67, 10.7 μs (@ 6.0-MHz operation)
 - 122 μs (@ 32.768-kHz operation)
- Internal low-voltage A/D converters (AVREF = 1.8 to 5.5 V)
 8-bit resolution × 8 channels
- o Small packages (shrink SOP, shrink DIP)
- Uses instructions of 75X Series for easy replacement

Applications

- ο μPD750064, 750066, 750068
 - Cordless phones, audio-visual equipment, home appliances, office machines, fitness machines, meters, gas ranges, etc.
- μPD750064(A), 750066(A), 750068(A)
 Electrical equipment for automobiles

The μ PD750064, 750066, 750068 and μ PD750064(A), 750066(A), 750068(A) differ only in quality grade. In this manual, the μ PD750068 is described as typical product unless otherwise specified.

Users of other than the μ PD750068 should read the μ PD750068 as referring to the pertinent product.

When the description differs among the μ PD750064, 750066, and 750068, they also refer to the pertinent (A) products.

 $\mu PD750064 \rightarrow \mu PD750064(A), \mu PD750066 \rightarrow \mu PD750066(A), \mu PD750068 \rightarrow \mu PD750068(A)$

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.



Ordering Information

	Part Number	Package	Quality Grade
	μPD750064CU-×××	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Standard
*	μ PD750064CU- \times \times -A	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Standard
	μ PD750064GT- $\times\!\times\!$	42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)	Standard
*	μ PD750064GT- $\times\times$ -A	42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)	Standard
	μ PD750066CU- \times \times	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Standard
*	μ PD750066CU- \times \times -A	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Standard
	μ PD750066GT- $\times\!\!\times\!\!\times$	42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)	Standard
*	μ PD750066GT- \times \times -A	42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)	Standard
	μ PD750068CU- $\times\times$	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Standard
*	μ PD750068CU- \times \times -A	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Standard
	μ PD750068GT- $\times\!\!\times\!\!$	42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)	Standard
*	μ PD750068GT- \times \times -A	42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)	Standard
	μ PD750064CU(A)- $\times\times$	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Special
	μ PD750064GT(A)- \times \times	42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)	Special
	μ PD750066CU(A)- $\times\times$	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Special
	μ PD750066GT(A)- \times \times	42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)	Special
	μ PD750068CU(A)- $\times\times$	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)	Special
	μ PD750068GT(A)-×××	42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)	Special

Remarks 1. Products with "-A" at the end of the part number are lead-free products.

2. xxx indicates ROM code suffix.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Electronics Corporation to know the specification of quality grade on the devices and its recommended applications.

Differences between μ PD75006× and μ PD75006×(A)

Part Number	μPD750064	μPD750064(A)
	μ PD750066	μPD750066(A)
Item	μ PD750068	μPD750068(A)
Quality grade	Standard	Special



Functional Outline

Item			Function					
Instruction execution time		• 0.95 μ s, 1.91 μ s, 3.81 μ s, 15.3 μ s (@ 4.19-MHz operation with main system clock) • 0.67 μ s, 1.33 μ s, 2.67 μ s, 10.7 μ s (@ 6.0-MHz operation with main system clock) • 122 μ s (@ 32.768-kHz operation with subsystem clock)						
On-chip	memory	ROM	409	96 × 8 bits (μPD750064)				
			614	44 × 8 bits (μPD750066)				
			819	92 × 8 bits (μPD750068)				
		RAM	512	2 × 4 bits				
General-	purpose register			1-bit operation: 8×4 banks 3-bit operation: 4×4 banks				
Input/ output	CMOS input		12	On-chip pull-up resistors can be specified by software: 7 Also used for analog input pins: 4				
port	CMOS input/o	utput	12	On-chip pull-up resistors can be specified by software: 12 Also used for analog input pins: 4				
	N-ch open-dra		8	8 13 V withstand voltage On-chip pull-up resistors can be specified by mask option				
	Total		32					
Timer			 4 channels 8-bit timer/event counter: 2 channels (can be used as the 16-bit timer/event counter) Basic interval timer/watchdog timer: 1 channel Watch timer: 1 channel 					
Serial int	erface		 3-wire serial I/O mode ··· MSB or LSB can be selected for transferring first bit 2-wire serial I/O mode 					
A/D conv	verter		8-bit resolution \times 8 channels (1.8 V \leq AV _{REF} \leq V _{DD})					
Bit seque	ential buffer		16 bits					
Clock ou	tput (PCL)		 Φ, 1.05 MHz, 262 kHz, 65.5 kHz (@ 4.19-MHz operation with main system clock) Φ, 1.5 MHz, 375 kHz, 93.8 kHz (@ 6.0-MHz operation with main system clock) 					
Buzzer output (BUZ)			2 kHz, 4 kHz, 32 kHz (@ 4.19-MHz operation with main system clock or @ 32.768-kHz operation with subsystem clock) 2.93 kHz, 5.86 kHz, 46.9 kHz (@ 6.0-MHz operation with main system clock)					
Vectored	interrupt		Ext	ernal: 3, Internal: 4				
Test input			Ext	ernal: 1, Internal: 1				
System clock oscillator			Ceramic or crystal oscillator for main system clock oscillation Crystal oscillator for subsystem clock oscillation					
Standby function			STOP/HALT mode					
Operating ambient temperature		ature	$T_A = -40 \text{ to } +85^{\circ}\text{C}$					
Power supply voltage			V _{DD} = 1.8 to 5.5 V					
Package		 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch) 42-pin plastic shrink SOP (375 mil, 0.8-mm pitch) 						

CONTENTS

1.	PIN CONFIGURATION (Top View)	6
2.	BLOCK DIAGRAM	7
3.	PIN FUNCTION	8 10 12
	SWITCHING FUNCTION BETWEEN Mk I MODE AND Mk II MODE	16 17
	PERIPHERAL HARDWARE FUNCTION	23
	6.1 Port	23
	6.4 Clock Output Circuit	26 27
	6.6 Watch Timer	29
	6.9 A/D Converter	33
7.	INTERRUPT FUNCTION AND TEST FUNCTION	35
	STANDBY FUNCTION	
	MASK OPTION	
	INSTRUCTION SET	
	ELECTRICAL SPECIFICATIONS	
13.	CHARACTERISTICS CURVES (REFERENCE VALUES)	68
14.	PACKAGE DRAWINGS	70
15.	RECOMMENDED SOLDERING CONDITIONS	72


NEC μ PD750064, 750066, 750068, 750064(A), 750066(A), 750068(A)



APPENDIX A.	μ PD75068, 750068 AND 75P0076 FUNCTIONAL LIST	74
APPENDIX B.	DEVELOPMENT TOOLS	76
APPENDIX C.	RELATED DOCUMENTS	30

1. PIN CONFIGURATION (Top View)

- 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)
- \star μ PD750064CU- $\times\times\times$, μ PD750064CU- $\times\times\times$ -A, μ PD750064CU(A)- $\times\times\times$
- \star μ PD750066CU- $\times\times$, μ PD750066CU- $\times\times$ -A, μ PD750066CU(A)- $\times\times$
- \star μ PD750068CU- $\times\times\times$, μ PD750068CU- $\times\times\times$ -A, μ PD750068CU(A)- $\times\times\times$
 - 42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)
- \star μ PD750064GT- $\times\times\times$, μ PD750064GT- $\times\times\times$ -A, μ PD750064GT(A)- $\times\times\times$
- \star μ PD750066GT- $\times\times$, μ PD750066GT- $\times\times$ -A, μ PD750066GT(A)- $\times\times$
- \star μ PD750068GT- $\times\times\times$, μ PD750068GT- $\times\times\times$ -A, μ PD750068GT(A)- $\times\times\times$




IC: Internally Connected (Connect pin directly to VDD).

Pin Identification

AN0 to AN7	: Analog Input 0 to 7	P60 to P63	: Port 6
AVREF	: Analog Reference	P110 to P113	: Port 11
AVss	: Analog Ground	PCL	: Programmable Clock
BUZ	: Buzzer Clock	PTO0, PTO1	: Programmable Timer Output 0, 1
IC	: Internally Connected	RESET	: Reset Input
INTO, INT1, INT4	: External Vectored Interrupt 0, 1, 4	SB0, SB1	: Serial Data Bus 0, 1
INT2	: External Test Input 2	SCK	: Serial Clock
KR0 to KR3	: Key Return 0 to 3	SI	: Serial Input
P00 to P03	: Port 0	SO	: Serial Output
P10 to P13	: Port 1	TIO, TI1	: Timer Input 0, 1
P20 to P23	: Port 2	V_{DD}	: Positive Power Supply
P30 to P33	: Port 3	Vss	: Ground
P40 to P43	: Port 4	X1, X2	: Main System Clock Oscillation 1, 2
P50 to P53	: Port 5	XT1, XT2	: Subsystem Clock Oscillation 1, 2

2. BLOCK DIAGRAM



Note The ROM capacity varies depending on the product.



3. PIN FUNCTION

3.1 Port Pins (1/2)

Pin Name	Input/Output	Alternate Function	Function	8-bit I/O	After Reset	I/O Circuit Type ^{Note 1}
P00	Input	INT4	4-bit input port (PORT0).	No	Input	
P01	Input/Output	SCK	For P01 to P03, connection of on-chip pull- up resistors can be specified by software in			<f>-A</f>
P02	Input/Output	SO/SB0	3-bit units.			<f>-B</f>
P03	Input/Output	SI/SB1				<m>-C</m>
P10	Input	INT0	4-bit input port (PORT1).	No	Input	-C
P11		INT1	Connection of on-chip pull-up resistors can be specified by software in 4-bit units.			
P12		TI1/INT2	P10/INT0 can select noise elimination circuit.			
P13		TI0				
P20	Input/Output	PTO0	4-bit input/output port (PORT2).	No	Input	E-B
P21		PTO1	Connection of on-chip pull-up resistors can be specified by software in 4-bit units.			
P22		PCL				
P23		BUZ				
P30 to P33	Input/Output	-	Programmable 4-bit input/output port (PORT3). This port can be specified for input/output in 1-bit units. Connection of on-chip pull-up resistor can be specified by software in 4-bit units.	No	Input	E-B
P40 to P43Note 2	Input/Output	-	N-ch open-drain 4-bit input/output port (PORT4). A pull-up resistor can be contained in 1-bit units (mask option). Withstand voltage is 13 V in open-drain mode.	Yes	High level (when pull-up resistors are provided) or high- impedance	M-D
P50 to P53 ^{Note 2}	Input/Output	-	N-ch open-drain 4-bit input/output port (PORT5). A pull-up resistor can be contained in 1-bit units (mask option). Withstand voltage is 13 V in open-drain mode.		High level (when pull-up resistors are provided) or high- impedance	M-D

- Notes 1. Circuit types enclosed in brackets indicate the Schmitt trigger input.
 - 2. If on-chip pull-up resistors are not specified by mask option (when used as N-ch open-drain input port), low-level input leakage current increases when input or bit manipulation instruction is executed.



3.1 Port Pins (2/2)

Pin Name	Input/Output	Alternate Function	Function	8-bit I/O	After Reset	I/O Circuit Type ^{Note}
P60	Input/Output	KR0/AN4	Programmable 4-bit input/output port (PORT6).	No	Input	<y>-D</y>
P61		KR1/AN5	This port can be specified for input/output in 1-bit units.			
P62		KR2/AN6	Connection of on-chip pull-up resistors can be specified by software in 4-bit units.			
P63		KR3/AN7	so openiou by continue in 1 bit unite.			
P110	Input	AN0	4-bit input port (PORT11).	No	Input	Y-A
P111		AN1				
P112		AN2				
P113		AN3				



3.2 Non-port Pins (1/2)

Pin Name	Input/Output	Alternate Function	Functio	on	After Reset	I/O Circuit Type ^{Note}
TI0	Input	P13	Inputs external event pulses to the timer/event		Input	-C
TI1		P12/INT2	counter.			
PTO0	Output	P20	Timer/event counter output	t	Input	E-B
PTO1		P21				
PCL		P22	Clock output			
BUZ		P23	Optional frequency output or system clock trimming)	(for buzzer output		
SCK	Input/Output	P01	Serial clock input/output		Input	<f>-A</f>
SO	Output	P02	Serial data output			<f>-B</f>
SB0	Input/Output		Serial data bus input/outpu	ut		
SI	Input	P03	Serial data input			<m>-C</m>
SB1	Input/Output		Serial data bus input/outpu	ut		
INT4	Input	P00	Edge detection vectored interrupt input (both rising edge and falling edge detection)			
INT0	Input	P10	Edge detection vectored interrupt input (detection edge can be selected).	Noise elimination circuit/asynchronous selection	Input	-C
INT1	-	P11	INT0/P10 can select noise elimination circuit.	Asynchronous		
INT2	Input	P12/TI1	Rising edge detection testable input	Asynchronous	Input	-C
KR0 to KR3	Input	P60/AN4 to P63/AN7	Falling edge detection testable input		Input	<y>-D</y>
AN0 to AN3	Input	P110 to P113	Analog signal input		Input	Y-A
AN4 to AN7		P60/KR0 to P63/KR3				<y>-D</y>
AVREF	_	-	A/D converter reference vo	oltage	_	Z-N
AVss	-	-	A/D converter reference G	ND potential	_	Z-N

Note Circuit types enclosed in brackets indicate the Schmitt trigger input.



3.2 Non-port Pins (2/2)


Pin Name	Input/Output	Alternate Function	Function	After Reset	I/O Circuit Type ^{Note}
X1	Input	_	Crystal/ceramic connection pin for the main system	_	_
X2	-		clock oscillation. When inputting the external clock, input the external clock to pin X1, and the inverted phase of the external clock to pin X2.		
XT1	Input	_	Crystal connection pin for the subsystem clock	_	_
XT2	-		oscillation. When the external clock is used, input the external clock to pin XT1, and the inverted phase of the external clock to pin XT2. Pin XT1 can be used as a 1-bit input (test) pin.		
RESET	Input	_	System reset input (low-level active)	_	
IC	_	_	Internally connected. Connect directly to VDD.	_	_
V _{DD}	_	-	Positive power supply	-	-
Vss	_	_	Ground potential	_	_

Note Circuit types enclosed in brackets indicate the Schmitt trigger input.


3.3 Pin Input/Output Circuits


The $\mu PD750068$ pin input/output circuits are shown schematically.

(1/3)



(2/3)





3.4 Recommended Connection of Unused Pins

Table 3-1. List of Recommended Connection of Unused Pins

Pin	Recommended Connection		
P00/INT4	Connect to Vss or VDD.		
P01/SCK	Independently connect to Vss or VDD via a resistor.		
P02/SO/SB0			
P03/SI/SB1	Connect to Vss.		
P10/INT0, P11/INT1	Connect to Vss or VDD.		
P12/TI1/INT2			
P13/TI0			
P20/PTO0	Input state: Independently connect to Vss or VDD		
P21/PTO1	via a resistor. Output state: Leave open.		
P22/PCL	Output state. Leave open.		
P23/BUZ			
P30 to P33			
P40 to P43	Connect to Vss (do not connect a pull-up resistor		
P50 to P53	of mask option).		
P60/KR0/AN4 to	Input state: Independently connect to Vss or VDD		
P63/KR3/AN7	via a resistor. Output state: Leave open.		
P110/AN0 to P113/AN3	Connect directly to Vss or VDD.		
XT1 ^{Note}	Connect to Vss.		
XT2 ^{Note}	Leave open.		
IC	Connect directly to VDD.		
AVREF	Connect to Vss.		
AVss			

Note When the subsystem clock is not used, set SOS.0 to 1 (so as not to use the internal feedback resistor).

*



4. SWITCHING FUNCTION BETWEEN Mk I MODE AND Mk II MODE

4.1 Differences between Mk I Mode and Mk II Mode

The CPU of the μ PD750068 has the following two modes: Mk I and Mk II, either of which can be selected. The mode can be switched by the bit 3 of the stack bank select register (SBS).

Mk I mode: Upward compatible with μPD75068. Can be used in the 75XL CPU with a ROM capacity
of up to 16 Kbytes.

• Mk II mode: Incompatible with μ PD75068. Can be used in all the 75XL CPUs including those products whose ROM capacity is more than 16 Kbytes.

Table 4-1. Differences between Mk I Mode and Mk II Mode

	Mk I Mode	Mk II Mode
Number of stack bytes for subroutine instructions	2 bytes	3 bytes
BRA !addr1 instruction CALLA !addr1 instruction	Not available	Available
CALL !addr instruction	3 machine cycles	4 machine cycles
CALLF !faddr instruction	2 machine cycles	3 machine cycles

Caution

The Mk II mode supports a program area exceeding 16 Kbytes for the 75X and 75XL Series. Therefore, this mode is effective for enhancing software compatibility with products exceeding 16 Kbytes.

When the Mk II mode is selected, the number of stack bytes used during execution of subroutine call instructions increases by one byte per stack compared to the Mk I mode. When the CALL !addr and CALLF !faddr instructions are used, the machine cycle becomes longer by one machine cycle. Therefore, use the Mk I mode if the RAM efficiency and processing performance are more important than software compatibility.

4.2 Setting Method of Stack Bank Select Register (SBS)


Switching between the Mk I mode and Mk II mode can be done by the stack bank select register (SBS). Figure 4-1 shows the format.

The SBS is set by a 4-bit memory manipulation instruction.

When using the Mk I mode, the SBS must be initialized to $100 \times B^{\text{Note}}$ at the beginning of a program. When using the Mk II mode, it must be initialized to $000 \times B^{\text{Note}}$.

Note Set the desired value in the \times position.

Figure 4-1. Stack Bank Select Register Format



Caution Since SBS. 3 is set to "1" after a RESET signal is generated, the CPU operates in the Mk I mode.

When executing an instruction in the Mk II mode, set SBS. 3 to "0" to select the Mk II mode.



5. MEMORY CONFIGURATION

```
    Program memory (ROM) .... 4096 × 8 bits (μPD750064)
    .... 6144 × 8 bits (μPD750066)
    .... 8192 × 8 bits (μPD750068)
```

· Addresses 0000H and 0001H

Vector table wherein the program start address and the values set for the RBE and MBE at the time a RESET signal is generated are written. Reset start is possible from any address.

Addresses 0002H to 000DH

Vector table wherein the program start address and the values set for the RBE and MBE by each vectored interrupt are written. Interrupt processing can start from any address.

Addresses 0020H to 007FH

Table area referenced by the GETI instruction^{Note}.

Note The GETI instruction realizes a 1-byte instruction on behalf of any 2-byte instruction, 3-byte instruction, or two 1-byte instructions. It is used to decrease the number of program steps.

Data memory (RAM)

- Data area 512 words × 4 bits (000H to 1FFH)
- Peripheral hardware area 128 words × 4 bits (F80H to FFFH)




Figure 5-1. Program Memory Map (μPD750064)

Note Can be used only in the Mk II mode.

Remark In addition to the above, a branch can be taken to the address indicated by changing only the low-order eight bits of PC by executing the BR PCDE or BR PCXA instruction.




Figure 5-2. Program Memory Map (μPD750066)

Note Can be used only in the Mk II mode.

Remark In addition to the above, a branch can be taken to the address indicated by changing only the low-order eight bits of PC by executing the BR PCDE or BR PCXA instruction.




Figure 5-3. Program Memory Map (μ PD750068)

Note Can be used only in the Mk II mode.

Remark In addition to the above, a branch can be taken to the address indicated by changing only the low-order eight bits of PC by executing the BR PCDE or BR PCXA instruction.

Data memory Memory bank 0 0 0 H General-purpose register area (32×4) 01FH 0 2 0 H 0 256×4 (224×4) Stack area^{Note} Data area static RAM (512 × 4) 0 F F H 100H 256×4 1FFH Not incorporated F80H 128 × 4 15 Peripheral hardware area FFFH

Figure 5-4. Data Memory Map

Note Memory bank 0 or 1 can be selected as the stack area.



6. PERIPHERAL HARDWARE FUNCTION

6.1 Port

The following three types of I/O ports are available.

CMOS input (PORT0, 1, 11) : 12
CMOS input/output (PORT2, 3, 6) : 12
N-ch open-drain input/output (PORT4, 5) : 8
Total 32

Table 6-1. Types and Features of Digital Ports

Port Name	Function	Operation and Features		Remarks
PORT0	4-bit input	When the serial interface function is used, the alternate-function pins function as output ports depending on the operation mode.		Also used for the INT4, SCK, SO/SB0, SI/SB1 pins.
PORT1		4-bit input only port.		Also used for the INT0 to INT2/TI1, TI0 pins.
PORT2	4-bit input/output	Can be set to input mode or output mode in 4-bit units.		Also used for the PTO0, PTO1, PCL, BUZ pins.
PORT3		Can be set to input mode or output mode in 1-bit units.		-
PORT4 PORT5	4-bit input/output (N-ch open drain, 13 V withstand voltage)	Can be set to input mode or output mode in 4-bit units. On-chip pull-up resistor can be specified in 1-bit units by mask option.	Ports 4 and 5 are paired and data can be input/output in 8-bit units.	
PORT6	4-bit input/output	Can be set to input mode or output mode in 1-bit units.		Also used for the KR0 to KR3, AN4 to AN7 pins.
PORT11	4-bit input	4-bit input only port.		Also used for the AN0 to AN3 pins.

6.2 Clock Generator

The clock generator generates clocks which are supplied to the peripheral hardware in the CPU. Figure 6-1 shows the configuration of the clock generator.

Operation of the clock generator is determined by the processor clock control register (PCC) and system clock control register (SCC).

Two types of system clocks are available; main system clock and subsystem clock.

The instruction execution time can be changed.

- 0.95 μ s, 1.91 μ s, 3.81 μ s, 15.3 μ s (@ 4.19-MHz operation with main system clock)
- 0.67 μs, 1.33 μs, 2.67 μs, 10.7 μs (@ 6.0-MHz operation with main system clock)
- 122 μs (@ 32.768-kHz operation with subsystem clock)




Figure 6-1. Clock Generator Block Diagram

Note Instruction execution

Remarks 1. fx = Main system clock frequency

- **2.** fxT = Subsystem clock frequency
- 3. $\Phi = CPU clock$
- 4. PCC: Processor Clock Control Register
- 5. SCC: System Clock Control Register
- 6. One clock cycle (tcr) of the CPU clock is equal to one machine cycle of the instruction.

6.3 Subsystem Clock Oscillator Control Function

The subsystem clock oscillator of the μ PD750068 has the following two control functions to decrease the supply current.

- Selects by software whether an internal feedback resistor is to be used or not^{Note}.
- Reduces current consumption by decreasing the drive current of the on-chip inverter when the supply voltage is high (VDD ≥ 2.7 V).
- Note When the subsystem clock is not used, set SOS.0 to 1 (so as not to use the internal feedback resistor) by software, connect XT1 to Vss, and open XT2. This makes it possible to reduce the current consumption in the subsystem clock oscillator.

The above functions can be used by switching the bits 0 and 1 of the sub-oscillator control register (SOS). (Refer to Figure 6-2.)





Figure 6-2. Subsystem Clock Oscillator

6.4 Clock Output Circuit

The clock output circuit is provided to output the clock pulses from the P22/PCL pin to the remote control wave output applications and peripheral LSIs.

Clock output (PCL): Φ, 1.05 MHz, 262 kHz, 65.5 kHz (@ 4.19-MHz operation)
 : Φ, 1.5 MHz, 375 kHz, 93.8 kHz (@ 6.0-MHz operation)

Figure 6-3. Clock Output Circuit Block Diagram




Remark Special care has been taken in designing the chip so that small-width pulses may not be output when switching clock output enable/disable.

6.5 Basic Interval Timer/Watchdog Timer

The basic interval timer/watchdog timer has the following functions.

- (a) Interval timer operation to generate a reference time interrupt
- (b) Watchdog timer operation to detect a runaway of program and reset the CPU
- (c) Selects and counts the wait time when the standby mode is released
- (d) Reads the contents of counting

Figure 6-4. Basic Interval Timer/Watchdog Timer Block Diagram



Note Instruction execution

6.6 Watch Timer

The μ PD750068 has one channel of watch timer. The watch timer has the following functions.

- (a) Sets the test flag (IRQW) with 0.5 sec interval. The standby mode can be released by the IRQW.
- (b) 0.5 sec interval can be created by both the main system clock (4.194304 MHz) and subsystem clock (32.768 kHz).
- (c) Convenient for program debugging and checking as interval becomes 128 times longer (3.91 ms) with the fast feed mode.
- (d) Outputs the frequencies (2.048, 4.096, 32.768 kHz) to the P23/BUZ pin, usable for buzzer and trimming of system clock frequencies.
- (e) Clears the frequency divider to make the clock start with zero seconds.
- (f) Uses the clock of 0.5 sec as the clock source of the timer/event counter to continue the standby mode until the longest time 9 hours (by using timer 0, 1) to be in the lowest consumption mode.




Figure 6-5. Watch Timer Block Diagram

Remark The values enclosed in parentheses are applied when fx = 4.194304 MHz and fxT = 32.768 kHz.

6.7 Timer/Event Counter

The μ PD750068 has two channels of timer/event counters. Its configuration is shown in Figures 6-6 and 6-7. The timer/event counter has the following functions.

- (a) Programmable interval timer operation
- (b) Square wave output of any frequency to the PTOn pin (n = 0, 1)
- (c) Event counter operation
- (d) Divides the frequency of signal input via the TIn pin to 1-Nth of the original signal and outputs the divided frequency to the PTOn pin (frequency divider operation).
- (e) Supplies the shift clock to the serial interface circuit.
- (f) Reads the count value.

The timer/event counter operates in the following two modes as set by the mode register.

Table 6-2. Operation Modes of Timer/Event Counter

Mode	Channel	Channel 0	Channel 1
8-bit timer/event counter mode		Yes	Yes
16-bit timer/event counter mode	Yes		

Internal bus J8| TM0 TOE0 ▼ PORT2.0 ▼ PMGB bit 2 8 - TM06 TM05 TM04 TM03 TM02 TM01 TM00 Port 2 input/ output mode P20 output latch TO enable TMOD0 Modulo register (8) flag Decoder PORT1.3 8 ○ P20/PTO0 Match | TOUT F/F Comparator (8) Output buffer Input buffer 8 Reset TOUT0 To serial ∄ TI0/P13 O interface T0 Watch timer (INTW) output Overflow Count register (8) Timer/event fx/2² fx/2⁴ -fx/2⁶ -fx/2⁸ counter From clock Clear (channel 1) generator clock input $f_{x}/2^{10}$ INTT0 (IRQT0 16-bit timer/event counter mode set signal) IRQT0 Timer operation start clear signal RESET Timer/event counter (channel 1) TM12 signal (When 16-bit timer/event counter mode) Timer/event counter (channel 1) match signal (When 16-bit timer/event counter mode) Timer/event counter (channel 1) clear signal

(When 16-bit timer/event counter mode)

Figure 6-6. Timer/Event Counter Block Diagram (Channel 0)

30

Internal bus 8 PORT2.1 TOE1 PMGB bit 2 TM₁ Port 2 8 то P21 TM16 TM15 TM14 TM13 TM12 TM11 TM10 input/output enable flag output latch TMOD1 Decoder Modulo register (8) PORT1.2 8 - P21/PTO1 Match Input buffer TOUT Comparator (8) F/F Output buffer TI1/P12/INT2 O-8 Reset T1 Timer/event counter output (channel 0) Count register (8) MPX $fx/2^2$ Clear $f_{x}/2^{6}$ From clock $fx/2^8$ generator $f_{x}/2^{10}$ $f_{x}/2^{12}$ RESET Timer operation start IRQT1 16 bit timer/event clear signal counter mode Selector INTT1 Timer/event counter (channel 0) TM02 signal /IRQT1 (When 16-bit timer/event counter mode) set signal , Timer/event counter (channel 0) match signal/operation start (When 16-bit timer/event counter mode) Timer/event counter (channel 0) comparator

(When 16-bit timer/event counter mode)

Figure 6-7. Timer/Event Counter Block Diagram (Channel 1)

6.8 Serial Interface

The serial interface has the following three modes.

- · Operation stop mode
- 3-wire serial I/O mode
- 2-wire serial I/O mode

The 3-wire serial I/O mode enables connections to be made with the 75X Series, 78K Series, and many other types of I/O devices. The 2-wire serial I/O mode enables communication with two or more devices.

Internal bus 8/4 8 8 Bit manipu-lation test **CSIM** SBIC RELT CMDT P03/SI/SB1 Selector SO SET CLR latch Shift register (SIO) Q (8) P02/SO/SB0 Selector P01/SCK Serial INTCSI INTCSI clock control **IRQCSI** counter circuit set signal P01 fx/23 Output - fx/24 Serial latch Serial clock - fx/2⁶ - TOUT0 clock control circuit selector From timer/event counter 0 External SCK


Figure 6-8. Serial Interface Block Diagram

6.9 A/D Converter

The μ PD750068 incorporates the 8-bit resolution A/D converter which has eight channels analog input pins (AN0 to AN7).

This A/D converter is a successive approximation type.

Figure 6-9. A/D Converter Block Diagram



6.10 Bit Sequential Buffer 16 Bits

The bit sequential buffer (BSB) is a special data memory for bit manipulation and the bit manipulation can be easily performed by changing the address specification and bit specification in sequence, therefore it is useful when processing a long data bit-wise.




Figure 6-10. Bit Sequential Buffer Format

Remarks 1. In the pmem.@L addressing, the specified bit moves corresponding to the L register.

2. In the pmem.@L addressing, the BSB can be manipulated regardless of MBE/MBS specification.



7. INTERRUPT FUNCTION AND TEST FUNCTION

The μ PD750068 has seven interrupt sources and two test sources. One test source, INT2, has two types of edge detection testable inputs.

The interrupt control circuit of the μ PD750068 has the following functions.

(1) Interrupt function

- Vectored interrupt function for hardware control, enabling/disabling the interrupt acceptance by the interrupt enable flag (IExxx) and interrupt master enable flag (IME).
- · Can set any interrupt start address.
- Multiple interrupts wherein the order of priority can be specified by the interrupt priority select register (IPS).
- Test function of interrupt request flag (IRQxxx). An interrupt generated can be checked by software.
- Release the standby mode. A release interrupt can be selected by the interrupt enable flag.

(2) Test function

- Test request flag (IRQxxx) generation can be checked by software.
- Release the standby mode. The test source to be released can be selected by the test enable flag.




Figure 7-1. Interrupt Control Circuit Block Diagram

Note Noise elimination circuit (Standby release is disabled when noise elimination circuit is selected.)

8. STANDBY FUNCTION

In order to save power dissipation while a program is in a standby mode, two types of standby modes (STOP mode and HALT mode) are provided for the μ PD750068.

Table 8-1. Operation Status in Standby Mode

Item	Mode	STOP Mode	HALT Mode				
Set instruct	ion	STOP instruction	HALT instruction				
System clo	ck when set	Settable only when the main system clock is used.	Settable both by the main system clock and subsystem clock.				
Operation status	Clock generator	The main system clock stops oscillation.	Only the CPU clock Φ halts (oscillation continues).				
	Basic interval timer/ watchdog timer	Operation stops.	Operable only when the main system clock is oscillated (The IRQBT is set in the reference time interval).				
	Serial interface	Operable only when an external SCK input is selected as the serial clock.	Operable only when an external SCK input is selected as the serial clock or when the main system clock is oscillated.				
	Timer/event counter	Operable only when a signal input to the TI0 and TI1 pins or a watch timer which selected fxT is specified as the count clock.	Operable only when a signal input to the TI0 and TI1 pins or a watch timer which selected fxT is specified as the count clock or when the main system clock is oscillated.				
	Watch timer	Operable when fxT is selected as the count clock.	Operable.				
	A/D converter	Operation stops.	Operable only when the main system clock is oscillated.				
	External interrupt	The INT1, 2, and 4 are operable. Only the INT0 is not operated ^{Note} .					
	CPU	Operation stops.					
Release signal		 Interrupt request signal sent from the operable hardware enabled by the interrup enable flag. Test request signal sent from the test source enabled by the test enable flag RESET signal generation 					


Note Can operate only when the noise elimination circuit is not used (IM02 = 1) by bit 2 of the edge detection mode register (IM0).

*

9. RESET FUNCTION


There are two reset inputs: external reset signal ($\overline{\text{RESET}}$) and reset signal sent from the basic interval timer/ watchdog timer. When either one of the reset signals are input, an internal reset signal is generated. Figure 9-1 shows the configuration of the above two inputs.

Figure 9-1. Configuration of Reset Function



When the $\overline{\text{RESET}}$ signal is generated, each hardware is initialized as listed in Table 9-1. Figure 9-2 shows the timing chart of the reset operation.

Figure 9-2. Reset Operation by RESET Signal Generation



Note The following two times can be selected by the mask option.

2¹⁷/fx (21.8 ms: @6.0-MHz operation, 31.3 ms: @4.19-MHz operation)

215/fx (5.46 ms: @6.0-MHz operation, 7.81 ms: @4.19-MHz operation)

Table 9-1. Status of Each Hardware After Reset (1/2)

	Hardware		RESET Signal Generation in Standby Mode	RESET Signal Generation in Operation
Program co	ounter (PC)	μPD750064	Sets the low-order 4 bits of program memory's address 0000H to the PC11 to PC8 and the contents of address 0001H to the PC7 to PC0.	Sets the low-order 4 bits of program memory's address 0000H to the PC11 to PC8 and the contents of address 0001H to the PC7 to PC0.
		μPD750066, 750068	Sets the low-order 5 bits of program memory's address 0000H to the PC12 to PC8 and the contents of address 0001H to the PC7 to PC0.	Sets the low-order 5 bits of program memory's address 0000H to the PC12 to PC8 and the contents of address 0001H to the PC7 to PC0.
PSW C	arry flag (CY)		Held	Undefined
S	kip flag (SK0 to SK2)		0	0
Ir	nterrupt status flag (IST0, IS	ST1)	0	0
В	ank enable flag (MBE, RBE	Ξ)	Sets the bit 6 of program memory's address 0000H to the RBE and bit 7 to the MBE.	Sets the bit 6 of program memory's address 0000H to the RBE and bit 7 to the MBE.
Stack point	er (SP)		Undefined	Undefined
Stack bank	select register (SBS)		1000B	1000B
Data memo	ory (RAM)		Held	Undefined
General-pu	rpose register (X, A, H, L,	D, E, B, C)	Held	Undefined
Bank selec	t register (MBS, RBS)		0, 0	0, 0
Basic interva	Counter (BT)		Undefined	Undefined
timer/watchd	og Mode register (BTM)		0	0
timer	Watchdog timer enable f	lag (WDTM)	0	0
Timer/even	t Counter (T0)		0	0
counter (TO) Modulo register (TMO	D0)	FFH	FFH
	Mode register (TM0)		0	0
	TOE0, TOUT F/F		0, 0	0, 0
Timer/even	t Counter (T1)		0	0
counter (T1) Modulo register (TMO	D1)	FFH	FFH
	Mode register (TM1)		0	0
	TOE1, TOUT F/F		0, 0	0, 0
Watch time	r Mode register (WM)		0	0

Table 9-1. Status of Each Hardware After Reset (2/2)

	Hardware	RESET Signal Generation in Standby Mode	RESET Signal Generation in Operation	
Serial interface	Shift register (SIO)	Held	Undefined	
	Operation mode register (CSIM)	0	0	
	SBI control register (SBIC)	0	0	
Clock generator,	Processor clock control register (PCC)	0	0	
clock output	System clock control register (SCC)	0	0	
circuit	Clock output mode register (CLOM)	0	0	
Sub-oscillator cor	ntrol register (SOS)	0	0	
A/D converter	Mode register (ADM)	04H	04H	
	SA register (SA)	7FH	7FH	
Interrupt	Interrupt request flag (IRQ×××)	Reset (0)	Reset (0)	
function	Interrupt enable flag (IExxx)	0	0	
	Interrupt priority selection register (IPS)	0	0	
	INT0, 1, 2 mode registers (IM0, IM1, IM2)	0, 0, 0	0, 0, 0	
Digital port	Output buffer	Off	Off	
	Output latch	Cleared (0)	Cleared (0)	
	I/O mode registers (PMGA, PMGB)	0	0	
	Pull-up resistor setting register (POGA)	0	0	
Bit sequential but	ifer (BSB0 to BSB3)	Held	Undefined	

10. MASK OPTION

The μ PD750068 has the following mask options.

- Mask option of P40 to P43 and P50 to P53
 Can select whether to incorporate the pull-up resistor.
 - (1) The pull-up resistor is incorporated in 1-bit units.
 - (2) The pull-up resistor is not incorporated.
- · Mask option of standby function

Can select the wait time with the RESET signal.

- (1) $2^{17}/fx$ (21.8 ms at fx = 6.0 MHz, 31.3 ms at fx = 4.19 MHz)
- (2) $2^{15}/fx$ (5.46 ms at fx = 6.0 MHz, 7.81 ms at fx = 4.19 MHz)
- · Mask option of subsystem clock

Can select whether to enable the internal feedback resistor.

- (1) The internal feedback resistor is enabled (switch internal feedback resistor ON/OFF by software).
- (2) The internal feedback resistor is disabled (disconnect internal feedback resistor by hardware).



11. INSTRUCTION SET

(1) Expression formats and description methods of operands

The operand is described in the operand column of each instruction in accordance with the description method for the operand expression format of the instruction. For details, refer to "RA75X Assembler"

★ Package User's Manual—Language (U12385E)". If there are several elements, one of them is selected. Capital letters and the + and – symbols are key words and are described as they are. For immediate data, appropriate numbers or labels are described.

Instead of the labels such as mem, fmem, pmem, and bit, the symbols of the register flags can be described. However, there are restrictions in the labels that can be described for fmem and pmem. For details, see μ PD750068 User's Manual (U10670E).

Expression Format	Description Method
reg reg1	X, A, B, C, D, E, H, L X, B, C, D, E, H, L
rp rp1 rp2 rp' rp'1	XA, BC, DE, HL BC, DE, HL BC, DE XA, BC, DE, HL, XA', BC', DE', HL' BC, DE, HL, XA', BC', DE', HL'
rpa rpa1	HL, HL+, HL-, DE, DL DE, DL
n4 n8	4-bit immediate data or label 8-bit immediate data or label
mem bit	8-bit immediate data or label ^{Note} 2-bit immediate data or label
fmem pmem	FB0H to FBFH, FF0H to FFFH immediate data or label FC0H to FFFH immediate data or label
addr, addr1 (Mk II mode only) caddr faddr	0000H to 0FFFH immediate data or label (μPD750064) 0000H to 17FFH immediate data or label (μPD750066) 0000H to 1FFFH immediate data or label (μPD750068) 12-bit immediate data or label 11-bit immediate data or label
taddr	20H to 7FH immediate data (where bit0 = 0) or label
PORTn IExxx RBn MBn	PORT0 to PORT6, PORT11 IEBT, IET0, IET1, IE0 to IE2, IE4, IECSI, IEW RB0 to RB3 MB0, MB1, MB15

Note mem can be only used for even address in 8-bit data processing.

(2) Legend in explanation of operation

A : A register; 4-bit accumulator

B : B register
C : C register
D : D register
E : E register
H : H register
L : L register
X : X register

XA : XA register pair; 8-bit accumulator

BC : BC register pair
DE : DE register pair
HL : HL register pair

XA' : XA' expanded register pair
BC' : BC' expanded register pair
DE' : DE' expanded register pair
HL' : HL' expanded register pair

PC : Program counter SP : Stack pointer

CY : Carry flag; bit accumulator
PSW : Program status word
MBE : Memory bank enable flag
RBE : Register bank enable flag
PORTn : Port n (n = 0 to 6, 11)
IME : Interrupt master enable flag
IPS : Interrupt priority selection register

IExxx : Interrupt enable flag

RBS : Register bank selection register

MBS : Memory bank selection register

PCC : Processor clock control register

. : Separation between address and bit

 $(\times\times)$: The contents addressed by $\times\times$

××H : Hexadecimal data

(3) Explanation of symbols under addressing area column

*1	MB = MBE•MBS (MBS = 0, 1, 15)	<u> </u>
*2	MB = 0	
*3	MBE = 0 : MB = 0 (000H to 07FH) MB = 15 (F80H to FFFH) MBE = 1 : MB = MBS (MBS = 0, 1, 15)	Data memory addressing
*4	MB = 15, fmem = FB0H to FBFH, FF0H to FFFH	
*5	MB = 15, pmem = FC0H to FFFH	<u> </u>
*6	addr = 0000H to 0FFFH (μPD750064) 0000H to 17FFH (μPD750066) 0000H to 1FFFH (μPD750068)	1
*7	addr, addr1 = (Current PC) - 15 to (Current PC) - 1 (Current PC) + 2 to (Current PC) + 16	
*8	caddr = 0000H to 0FFFH (μ PD750064) 0000H to 0FFFH (PC ₁₂ = 0: μ PD750066, 750068) 1000H to 17FFH (PC ₁₂ = 1: μ PD750066) 1000H to 1FFFH (PC ₁₂ = 1: μ PD750068)	Program memory addressing
*9	faddr = 0000H to 07FFH	
*10	taddr = 0020H to 007FH	
*11	Mk II mode only addr1 = 0000H to 0FFFH (μPD750064) 0000H to 17FFH (μPD750066) 0000H to 1FFFH (μPD750068)	

Remarks 1. MB indicates memory bank that can be accessed.

- 2. In *2, MB = 0 independently of how MBE and MBS are set.
- 3. In *4 and *5, MB = 15 independently of how MBE and MBS are set.
- 4. *6 to *11 indicate the areas that can be addressed.

(4) Explanation of number of machine cycles column

S denotes the number of machine cycles required by skip operation when a skip instruction is executed. The value of S varies as follows.

- When no skip is made: S = 0
- When the skipped instruction is a 1- or 2-byte instruction: S = 1
- When the skipped instruction is a 3-byte instruction Note : S = 2

Note 3-byte instruction: BR !addr, BRA !addr1, CALL !addr or CALLA !addr1 instruction

Caution The GETI instruction is skipped in one machine cycle.

One machine cycle is equal to one cycle (= tcY) of CPU clock Φ ; time can be selected from among four types by setting PCC.



Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Transfer N	MOV	A, #n4	1	1	A ← n4		String effect A
		reg1, #n4	2	2	reg1 ← n4		
		XA, #n8	2	2	XA ← n8		String effect A
		HL, #n8	2	2	HL ← n8		String effect B
		rp2, #n8	2	2	rp2 ← n8		
		A, @HL	1	1	$A \leftarrow (HL)$	*1	
		A, @HL+	1	2+S	$A \leftarrow (HL)$, then $L \leftarrow L+1$	*1	L = 0
		A, @HL-	1	2+S	$A \leftarrow (HL)$, then $L \leftarrow L-1$	*1	L = FH
		A, @rpa1	1	1	A ← (rpa1)	*2	
		XA, @HL	2	2	$XA \leftarrow (HL)$	*1	
		@HL, A	1	1	$(HL) \leftarrow A$	*1	
		@HL, XA	2	2	$(HL) \leftarrow XA$	*1	
		A, mem	2	2	$A \leftarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftarrow (mem)$	*3	
		mem, A	2	2	$(mem) \leftarrow A$	*3	
		mem, XA	2	2	(mem) ← XA	*3	
		A, reg	2	2	$A \leftarrow reg$		
		XA, rp'	2	2	$XA \leftarrow rp'$		
		reg1, A	2	2	reg1 ← A		
		rp'1, XA	2	2	rp'1 ← XA		
	XCH	A, @HL	1	1	$A \leftrightarrow (HL)$	*1	
		A, @HL+	1	2+S	$A \leftrightarrow (HL)$, then $L \leftarrow L+1$	*1	L = 0
		A, @HL-	1	2+S	$A \leftrightarrow (HL)$, then $L \leftarrow L-1$	*1	L = FH
		A, @rpa1	1	1	$A \leftrightarrow (rpa1)$	*2	
		XA, @HL	2	2	$XA \leftrightarrow (HL)$	*1	
		A, mem	2	2	$A \leftrightarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftrightarrow (mem)$	*3	
		A, reg1	1	1	$A \leftrightarrow \text{reg1}$		
		XA, rp'	2	2	$XA \leftrightarrow rp'$		



Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Table reference	MOVT	XA, @PCDE	1	3	μ PD750064 ΧΑ ← (PC ₁₁₋₈ +DE) _{ROM}		
					μ PD750066, 750068 ΧΑ ← (PC ₁₂₋₈ +DE) _{ROM}		
		XA, @PCXA	1	3	μ PD750064 XA ← (PC ₁₁₋₈ +XA) _{ROM}		
					μ PD750066, 750068 XA ← (PC ₁₂₋₈ +XA) _{ROM}		
		XA, @BCDE	1	3	$XA \leftarrow (BCDE)_{ROM}^{Note}$	*6	
		XA, @BCXA	1	3	$XA \leftarrow (BCXA)_{ROM}^{Note}$	*6	
Bit transfer	MOV1	CY, fmem.bit	2	2	$CY \leftarrow (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow (pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	CY ← (H+mem₃-₀.bit)	*1	
		fmem.bit, CY	2	2	(fmem.bit) ← CY	*4	
		pmem.@L, CY	2	2	$(pmem_{7-2}+L_{3-2}.bit(L_{1-0})) \leftarrow CY$	*5	
		@H+mem.bit, CY	2	2	(H+mem₃-o.bit) ← CY	*1	
Operation	ADDS	A, #n4	1	1+S	A ← A+n4		carry
		XA, #n8	2	2+S	XA ← XA+n8		carry
		A, @HL	1	1+S	A ← A+(HL)	*1	carry
		XA, rp'	2	2+S	XA ← XA+rp'		carry
		rp'1, XA	2	2+S	rp'1 ← rp'1+XA		carry
	ADDC	A, @HL	1	1	$A,CY \leftarrow A + (HL) + CY$	*1	
		XA, rp'	2	2	$XA, CY \leftarrow XA+rp'+CY$		
		rp'1, XA	2	2	rp'1, CY ← rp'1+XA+CY		
	SUBS	A, @HL	1	1+S	$A \leftarrow A-(HL)$	*1	borrow
		XA, rp'	2	2+S	XA ← XA–rp'		borrow
		rp'1, XA	2	2+S	rp'1 ← rp'1–XA		borrow
	SUBC	A, @HL	1	1	A, CY ← A−(HL)−CY	*1	
		XA, rp'	2	2	XA, CY ← XA–rp'–CY		
		rp'1, XA	2	2	rp'1, CY ← rp'1–XA–CY		

Note Set "0" to register B if the μ PD750064 is used. Only low-order one bit of register B will be valid if the μ PD750066, 750068 is used.



Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Operation	AND	A, #n4	2	2	$A \leftarrow A \wedge n4$		
		A, @HL	1	1	$A \leftarrow A \wedge (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \wedge rp'$		
		rp'1, XA	2	2	rp'1 ← rp'1 ∧ XA		
	OR	A, #n4	2	2	$A \leftarrow A \lor n4$		
		A, @HL	1	1	$A \leftarrow A \lor (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \lor rp'$		
		rp'1, XA	2	2	rp'1 ← rp'1 ∨ XA		
	XOR	A, #n4	2	2	A ← A ₩ n4		
		A, @HL	1	1	$A \leftarrow A \forall (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \forall rp'$		
		rp'1, XA	2	2	rp'1 ← rp'1 ¥ XA		
Accumulator	RORC	A	1	1	$CY \leftarrow A_0, A_3 \leftarrow CY, A_{n-1} \leftarrow A_n$		
manipulation	NOT	А	2	2	$A \leftarrow \overline{A}$		
Increment	INCS	reg	1	1+S	reg ← reg+1		reg = 0
and Decrement		rp1	1	1+S	rp1 ← rp1+1		rp1 = 00H
		@HL	2	2+S	(HL) ← (HL)+1	*1	(HL) = 0
		mem	2	2+S	(mem) ← (mem)+1	*3	(mem) = 0
	DECS	reg	1	1+S	reg ← reg-1		reg = FH
		rp'	2	2+S	rp' ← rp'-1		rp' = FFH
Comparison	SKE	reg, #n4	2	2+S	Skip if reg = n4		reg = n4
		@HL, #n4	2	2+S	Skip if (HL) = n4	*1	(HL) = n4
		A, @HL	1	1+S	Skip if A = (HL)	*1	A = (HL)
		XA, @HL	2	2+S	Skip if XA = (HL)	*1	XA = (HL)
		A, reg	2	2+S	Skip if A = reg		A = reg
		XA, rp'	2	2+S	Skip if XA = rp'		XA = rp'
Carry flag manipulation	SET1	CY	1	1	CY ← 1		
manipulation	CLR1	CY	1	1	CY ← 0		
	SKT	CY	1	1+S	Skip if CY = 1		CY = 1
	NOT1	CY	1	1	$CY \leftarrow \overline{CY}$		



Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Memory bit	SET1	mem.bit	2	2	(mem.bit) ← 1	*3	
manipulation		fmem.bit	2	2	(fmem.bit) ← 1	*4	
		pmem.@L	2	2	$(pmem_{7-2}+L_{3-2}.bit(L_{1-0})) \leftarrow 1$	*5	
		@H+mem.bit	2	2	(H+mem₃-₀.bit) ← 1	*1	
	CLR1	mem.bit	2	2	$(mem.bit) \leftarrow 0$	*3	
		fmem.bit	2	2	(fmem.bit) ← 0	*4	
		pmem.@L	2	2	$(pmem_{7-2}+L_{3-2}.bit(L_{1-0})) \leftarrow 0$	*5	
		@H+mem.bit	2	2	(H+mem₃-₀.bit) ← 0	*1	
	SKT	mem.bit	2	2+S	Skip if (mem.bit)=1	*3	(mem.bit)=1
		fmem.bit	2	2+S	Skip if (fmem.bit)=1	*4	(fmem.bit)=1
		pmem.@L	2	2+S	Skip if $(pmem_{7-2}+L_{3-2}.bit(L_{1-0}))=1$	*5	(pmem.@L)=1
		@H+mem.bit	2	2+S	Skip if (H+mem ₃₋₀ .bit)=1	*1	(@H+mem.bit)=1
	SKF	mem.bit	2	2+S	Skip if (mem.bit)=0	*3	(mem.bit)=0
		fmem.bit	2	2+S	Skip if (fmem.bit)=0	*4	(fmem.bit)=0
		pmem.@L	2	2+S	Skip if $(pmem_{7-2}+L_{3-2}.bit(L_{1-0}))=0$	*5	(pmem.@L)=0
		@H+mem.bit	2	2+S	Skip if (H+mem ₃₋₀ .bit)=0	*1	(@H+mem.bit)=0
	SKTCLR	fmem.bit	2	2+S	Skip if (fmem.bit)=1 and clear	*4	(fmem.bit)=1
		pmem.@L	2	2+S	Skip if (pmem ₇₋₂ +L ₃₋₂ .bit(L ₁₋₀))=1 and clear	*5	(pmem.@L)=1
		@H+mem.bit	2	2+S	Skip if (H+mem₃-o.bit)=1 and clear	*1	(@H+mem.bit)=1
	AND1	CY, fmem.bit	2	2	$CY \leftarrow CY \land (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \wedge (pmem_{7-2} + L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	$CY \leftarrow CY \land (H+mem_{3-0}.bit)$	*1	
	OR1	CY, fmem.bit	2	2	$CY \leftarrow CY \lor (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \lor (pmem_{72} + L_{32}.bit(L_{10}))$	*5	
		CY, @H+mem.bit	2	2	$CY \leftarrow CY \lor (H{+}mem_{3{-}0}.bit)$	*1	
	XOR1	CY, fmem.bit	2	2	CY ← CY ♥ (fmem.bit)	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \forall (pmem_{7-2}+L_{3-2}.bit(L_{1-0}))$	*5	
		CY, @H+mem.bit	2	2	CY ← CY ♥ (H+mem₃-o.bit)	*1	

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Branch	BRNote	addr	-	-	pPD750064 PC11-0 ← addr (Select appropriate instruction from among BR laddr, BRCB lcaddr and BR \$addr according to the assembler being used.) pPD750066, 750068 PC12-0 ← addr (Select appropriate instruction from among BR laddr, BRCB lcaddr and BR \$addr according to the assembler being used.)	*6	
		addr1	-	-	μPD750064 PC11-0 ← addr1 Select appropriate instruction from among BR laddr, BRA laddr1, BRCB lcaddr and BR \$addr1 according to the assembler being used. μPD750066, 750068 PC12-0 ← addr1 Select appropriate instruction from among BR laddr, BRA laddr1, BRCB lcaddr and BR \$addr1 according to the assembler being used.	*11	
		! addr	3	3	μPD750064 PC ₁₁₋₀ ← addr $μ$ PD750066, 750068 PC ₁₂₋₀ ← addr	*6	
		\$addr	1	2	μ PD750064 PC1 ₁₋₀ ← addr μ PD750066, 750068 PC1 ₂₋₀ ← addr	*7	
		\$addr1	1	2	μ PD750064 PC11-0 ← addr1 μ PD750066, 750068 PC12-0 ← addr1		

Note The operations indicated with thick lines can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.



Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Branch	BR	PCDE	2	3	μ PD750064 PC ₁₁₋₀ ← PC ₁₁₋₈ +DE		
					μ PD750066, 750068 PC ₁₂₋₀ ← PC ₁₂₋₈ +DE		
		PCXA	2	3	μ PD750064 PC ₁₁₋₀ ← PC ₁₁₋₈ +XA		
					μ PD750066, 750068 PC ₁₂₋₀ ← PC ₁₂₋₈ +XA		
		BCDE	2	3	μ PD750064 PC ₁₁₋₀ ← BCDE ^{Note 1}	*6	
					μ PD750066, 750068 PC ₁₂₋₀ ← BCDE ^{Note 2}		
		BCXA 2	3	μ PD750064 PC ₁₁₋₀ ← BCXA ^{Note 1}	*6		
					μ PD750066, 750068 PC ₁₂₋₀ ← BCXA ^{Note 2}		
	BRA ^{Note 3}		3	3	μ PD750064 PC ₁₁₋₀ ← addr1	*11	
					μ PD750066, 750068 PC ₁₂₋₀ ← addr1		
	BRCB	!caddr	2	2	μ PD750064 PC ₁₁₋₀ ← caddr ₁₁₋₀	*8	
					μ PD750066, 750068 PC ₁₂₋₀ ← PC ₁₂₊ caddr ₁₁₋₀		
Subroutine stack control	CALLANote 3	!addr1	3	3	μPD750064 (SP-2) \leftarrow x, x, MBE, RBE (SP-6) (SP-3) (SP-4) \leftarrow PC ₁₁₋₀ (SP-5) \leftarrow 0, 0, 0, 0 PC ₁₁₋₀ \leftarrow addr1, SP \leftarrow SP-6	*11	
					$\begin{array}{c} \mu \text{PD750066, 750068} \\ (\text{SP-2}) \leftarrow \times, \times, \text{MBE, RBE} \\ (\text{SP-6}) (\text{SP-3}) (\text{SP-4}) \leftarrow \text{PC}_{11-0} \\ (\text{SP-5}) \leftarrow 0, 0, 0, \text{PC}_{12} \\ \text{PC}_{12-0} \leftarrow \text{addr1, SP} \leftarrow \text{SP-6} \end{array}$		

- Notes 1. "0" must be set to B register.
 - 2. Only low-order one bit is valid in B register.
 - 3. The operations indicated with thick lines can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.



Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Subroutine stack control	CALLNote	!addr	3	3	μPD750064 (SP-3) ← MBE, RBE, 0, 0 (SP-4) (SP-1) (SP-2) ← PC ₁₁₋₀ PC ₁₁₋₀ ← addr, SP ← SP-4	*6	
					μ PD750066, 750068 (SP-3) ← MBE, RBE, 0, PC ₁₂ (SP-4) (SP-1) (SP-2) ← PC ₁₁₋₀ PC ₁₂₋₀ ← addr, SP ← SP-4		
				4	μPD750064 (SP-2) \leftarrow x, x, MBE, RBE (SP-6) (SP-3) (SP-4) \leftarrow PC ₁₁₋₀ (SP-5) \leftarrow 0, 0, 0, 0 PC ₁₁₋₀ \leftarrow addr, SP \leftarrow SP-6		
					μ PD750066, 750068 (SP-2) \leftarrow x, x, MBE, RBE (SP-6) (SP-3) (SP-4) \leftarrow PC ₁₁₋₀ (SP-5) \leftarrow 0, 0, 0, PC ₁₂ PC ₁₂₋₀ \leftarrow addr, SP \leftarrow SP-6		
	CALLFNote	lfaddr	2	2	μ PD750064 (SP-3) ← MBE, RBE, 0, 0 (SP-4) (SP-1) (SP-2) ← PC ₁₁₋₀ PC ₁₁₋₀ ← 0+faddr, SP ← SP-4	*9	
					μPD750066, 750068 (SP-3) ← MBE, RBE, 0, PC ₁₂ (SP-4) (SP-1) (SP-2) ← PC ₁₁₋₀ PC ₁₂₋₀ ← 00+faddr, SP ← SP-4		
				3	$μ$ PD750064 (SP-2) \leftarrow x, x, MBE, RBE (SP-6) (SP-3) (SP-4) \leftarrow PC ₁₁₋₀ (SP-5) \leftarrow 0, 0, 0, 0 PC ₁₁₋₀ \leftarrow 0+faddr, SP \leftarrow SP-6		
					μ PD750066, 750068 (SP-2) \leftarrow x, x, MBE, RBE (SP-6) (SP-3) (SP-4) \leftarrow PC ₁₁₋₀ (SP-5) \leftarrow 0, 0, 0, PC ₁₂ PC ₁₂₋₀ \leftarrow 00+faddr, SP \leftarrow SP-6		

Note The operations indicated with thick lines can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.

Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Subroutine stack control	RETNote		1	3	$\begin{array}{l} \mu \text{PD750064} \\ \text{PC}_{110} \leftarrow (\text{SP}) \ (\text{SP+3}) \ (\text{SP+2}) \\ \text{MBE}, \ \text{RBE}, \ 0, \ 0 \leftarrow (\text{SP+1}), \ \text{SP} \leftarrow \text{SP+4} \\ \\ \mu \text{PD750066}, \ 750068 \\ \text{PC}_{110} \leftarrow (\text{SP}) \ (\text{SP+3}) \ (\text{SP+2}) \\ \text{MBE}, \ \text{RBE}, \ 0, \ \text{PC}_{12} \leftarrow (\text{SP+1}), \ \text{SP} \leftarrow \text{SP+4} \end{array}$		
					$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		
					$\begin{array}{l} \mu \text{PD750066, 750068} \\ \times, \times, \text{MBE, RBE} \leftarrow (\text{SP+4}) \\ \text{MBE, 0, 0, PC}_{12} \leftarrow (\text{SP+1}) \\ \text{PC}_{11-0} \leftarrow (\text{SP}) (\text{SP+3}) (\text{SP+2}), \text{SP} \leftarrow \text{SP+6} \end{array}$		
	RETSNote		1	3+S	$\begin{array}{l} \mu \text{PD750064} \\ \text{MBE, RBE, 0, 0} \leftarrow (\text{SP+1}) \\ \text{PC}_{1^{1-0}} \leftarrow (\text{SP}) (\text{SP+3}) (\text{SP+2}) \\ \text{SP} \leftarrow \text{SP+4} \\ \text{then skip unconditionally} \end{array}$		Unconditional
					μ PD750066, 750068 MBE, RBE, 0, PC ₁₂ ← (SP+1) PC ₁₁₋₀ ← (SP) (SP+3) (SP+2) SP ← SP+4 then skip unconditionally		
					$ \begin{array}{c} \mu \text{PD750064} \\ 0,0,0,0 \leftarrow (\text{SP+1}) \\ \text{PC}_{1^{1-0}} \leftarrow (\text{SP}) (\text{SP+3}) (\text{SP+2}) \\ \times,\times,\text{MBE},\text{RBE} \leftarrow (\text{SP+4}) \\ \text{SP} \leftarrow \text{SP+6} \\ \text{then skip unconditionally} \end{array} $		
					$\begin{array}{c} \mu \text{PD750066, 750068} \\ 0, 0, 0, \text{PC}_{12} \leftarrow (\text{SP+1}) \\ \text{PC}_{110} \leftarrow (\text{SP}) (\text{SP+3}) (\text{SP+2}) \\ \times, \times, \text{MBE, RBE} \leftarrow (\text{SP+4}) \\ \text{SP} \leftarrow \text{SP+4} \\ \text{then skip unconditionally} \end{array}$		

Note The operations indicated with thick lines can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.



Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Subroutine stack control	RETI ^{Note 1}		1	3	μPD750064 MBE, RBE, 0, 0 ← (SP+1) PC ₁₁₋₀ ← (SP) (SP+3) (SP+2) PSW ← (SP+4) (SP+5), SP ← SP+6		
					μ PD750066, 750068 MBE, RBE, 0, PC ₁₂ ← (SP+1) PC ₁₁₋₀ ← (SP) (SP+3) (SP+2) PSW ← (SP+4) (SP+5), SP ← SP+6		
					$ \begin{array}{c} \mu \text{PD750064} \\ 0, 0, 0, 0 \leftarrow (\text{SP+1}) \\ \text{PC}_{1\text{-}0} \leftarrow (\text{SP}) (\text{SP+3}) (\text{SP+2}) \\ \text{PSW} \leftarrow (\text{SP+4}) (\text{SP+5}), \text{SP} \leftarrow \text{SP+6} \\ \\ \mu \text{PD750066}, 750068 \\ 0, 0, 0, \text{PC}_{12} \leftarrow (\text{SP+1}) \\ \text{PC}_{11\text{-}0} \leftarrow (\text{SP}) (\text{SP+3}) (\text{SP+2}) \\ \text{PSW} \leftarrow (\text{SP+4}) (\text{SP+5}), \text{SP} \leftarrow \text{SP+6} \\ \\ \end{array} $		
	PUSH	rp	1	1	$(SP-1)(SP-2) \leftarrow rp, SP \leftarrow SP-2$		
		BS	2	2	$(SP-1) \leftarrow MBS, (SP-2) \leftarrow RBS, SP \leftarrow SP-2$		
	POP	rp	1	1	$rp \leftarrow (SP+1) (SP), SP \leftarrow SP+2$		
		BS	2	2	$MBS \leftarrow (SP+1),RBS \leftarrow (SP),SP \leftarrow SP+2$		
Interrupt control	EI		2	2	IME (IPS.3) ← 1		
Control		IExxx	2	2	IExxx ← 1		
	DI		2	2	IME (IPS.3) ← 0		
		IExxx	2	2	IExxx ← 0		
Input/output	INNote 2	A, PORTn	2	2	$A \leftarrow PORTn$ $(n = 0-6, 11)$		
		XA, PORTn	2	2	$XA \leftarrow PORTn+1, PORTn$ $(n = 4)$		
	OUTNote 2	PORTn, A	2	2	$PORTn \leftarrow A$ $(n = 2-6)$		
		PORTn, XA	2	2	$PORTn+1, PORTn \leftarrow XA \qquad \qquad (n=4)$		
CPU control	HALT		2	2	Set HALT Mode (PCC.2 ← 1)		
	STOP		2	2	Set STOP Mode (PCC.3 ← 1)		
	NOP		1	1	No Operation		
Special	SEL	RBn	2	2	$RBS \leftarrow n \qquad \qquad (n = 0-3)$		
		MBn	2	2	MBS \leftarrow n		

- **Notes 1.** The operations indicated with thick lines can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.
 - 2. While the IN instruction and OUT instruction are being executed, the MBE must be set to 0 or 1, and MBS must be set to 15.



Instruction Group	Mnemonic	Operand	Number of Bytes	Number of Machine Cycles	Operation	Addressing Area	Skip Condition
Special	GETINotes 1, 2	taddr	1	3	μPD750064 • When TBR instruction PC ₁₁₋₀ ← (taddr) ₃₋₀ + (taddr+1)	*10	
					• When TCALL instruction (SP-4) (SP-1) (SP-2) ← PC ₁₁₋₀ (SP-3) ← MBE, RBE, 0, 0 PC ₁₁₋₀ ← (taddr) ₃₋₀ + (taddr+1) SP ← SP-4		
					When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed.		Depending on the reference instruction
					μPD750066, 750068 • When TBR instruction PC ₁₂₋₀ ← (taddr) ₄₋₀ + (taddr+1)		
					• When TCALL instruction (SP-4) (SP-1) (SP-2) ← PC ₁₁₋₀ (SP-3) ← MBE, RBE, 0, PC ₁₂ PC ₁₂₋₀ ← (taddr) ← (taddr+1) SP ← SP-4		
					When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed.		Depending on the reference instruction
				3	μPD750064 • When TBR instruction PC ₁₁₋₀ ← (taddr) ₃₋₀ + (taddr+1)	*10	
				4	• When TCALL instruction (SP–6) (SP–3) (SP–4) \leftarrow PC ₁₁₋₀ (SP–5) \leftarrow 0, 0, 0, 0 (SP–2) \leftarrow \times , \times , MBE, RBE PC ₁₁₋₀ \leftarrow (taddr) 3-0 + (taddr+1) SP \leftarrow SP–6		
				3	When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed.		Depending on the reference instruction
				3	μPD750066, 750068 • When TBR instruction PC ₁₂₋₀ ← (taddr) + ₀ + (taddr+1)		
				4	• When TCALL instruction (SP-6) (SP-3) (SP-4) \leftarrow PC ₁₁₋₀ (SP-5) \leftarrow 0, 0, 0, PC ₁₂ (SP-2) \leftarrow x, x, MBE, RBE PC ₁₂₋₀ \leftarrow (taddr) ₄₋₀ + (taddr+1) SP \leftarrow SP-6		
				3	When instruction other than TBR and TCALL instructions (taddr) (taddr+1) instruction is executed.		Depending on the reference instruction

- **Notes 1.** The TBR and TCALL instructions are the table definition assembler pseudo instructions of the GETI instruction.
 - 2. The operations indicated with thick lines can be performed only in the Mk II mode. The other operations can be performed only in the Mk I mode.



12. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings ($T_A = 25^{\circ}C$)

Parameter	Symbol		Conditions	Ratings	Unit
Supply voltage	V _{DD}			-0.3 to +7.0	V
Input voltage	V _{I1}	Other	than ports 4, 5	-0.3 to V _{DD} + 0.3	V
	V ₁₂	Ports	Pull-up resistor provided	-0.3 to V _{DD} + 0.3	V
		4, 5	N-ch open drain	-0.3 to +14	V
Output voltage	Vo			-0.3 to V _{DD} + 0.3	V
Output current, high	Іон	Per pi	n	-10	mA
		Total	of all pins	-30	mA
Output current, low	loL	Per pi	n	30	mA
		Total	of all pins	220	mA
Operating ambient temperature	Та			-40 to +85	°C
Storage temperature	T _{stg}			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Capacitance ($T_A = 25^{\circ}C$, $V_{DD} = 0 V$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	CIN	f = 1 MHz			15	pF
Output capacitance	Соит	Unmeasured pins returned to 0 V			15	рF
I/O capacitance	Сю				15	pF

Main System Clock Oscillator Characteristics (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

Resonator	Recommended Constants	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator	X1 X2	Oscillation frequency (fx) ^{Note 1}		1.0		6.0 ^{Note 2}	MHz
	C1 -	Oscillation stabilization time ^{Note 3}	After V _{DD} reaches oscillation voltage range MIN. value			4	ms
Crystal resonator	X1 X2	Oscillation frequency (fx) ^{Note 1}		1.0		6.0 ^{Note 2}	MHz
	C1 — C2	Oscillation stabilization time ^{Note 3}	V _{DD} = 4.5 to 5.5 V			10	ms
	' 7// ' 					30	
External clock		X1 input frequency (fx)Note 1		1.0		6.0 ^{Note 2}	MHz
	X1 X2						
		X1 input high-/ low-level width (txH, txL)		83.3		500	ns

- **Notes 1.** The oscillation frequency and X1 input frequency shown above indicate only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
 - 2. If the oscillation frequency is 4.19 MHz < fx \leq 6.0 MHz at 1.8 V \leq V_{DD} < 2.7 V, do not select the processor clock control register (PCC) = 0011. If PCC = 0011, one machine cycle time is less than 0.95 μ s, falling short of the rated value of 0.95 μ s.
 - 3. The oscillation stabilization time is the time required to stabilize oscillation after VDD has been applied or STOP mode has been released.

Caution When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- · Keep the wiring length as short as possible.
- · Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- · Always make the ground point of the oscillator capacitor the same potential as Vss.
- · Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

Subsystem Clock Oscillator Characteristics (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

Resonator	Recommended Constants	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator	XT1 XT2	Oscillation frequency (fxT)Note 1		32	32.768	35	kHz
	C3 C4	Oscillation stabilization time ^{Note 2}	V _{DD} = 4.5 to 5.5 V		1.0	2	S
	\ 					10	
External clock	XT1 XT2	XT1 input frequency (f _{XT}) ^{Note 1}		32		100	kHz
		XT1 input high-/ low-level width (txth, txtl)		5		15	μѕ

- **Notes 1.** The oscillation frequency and XT1 input frequency shown above indicate only oscillator characteristics. Refer to AC Characteristics for instruction execution time.
 - 2. The oscillation stabilization time is the time required to stabilize oscillation after VDD has been applied.

Caution When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figure to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- · Do not cross the wiring with the other signal lines.
- · Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- · Do not fetch signals from the oscillator.

The subsystem clock oscillator is designed as a low-amplitude circuit for reducing current consumption, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.




Recommended Oscillator Constant

Ceramic resonator ($T_A = -40 \text{ to } +85^{\circ}\text{C}$)

Manufacturer	Part Number	Frequency (MHz)	Oscillator Constant (pF)		Oscillation Voltage Range (VDD)		Remarks
			C1	C2	MIN.	MAX.	
Murata Mfg.	CSB1000J ^{Note}	1.0	100	100	2.0	5.5	$Rd = 1 k\Omega$
Co., Ltd.	CSA2.00MG040	2.0	100	100	2.3		_
	CST2.00MG040		_	_			Capacitor-contained model
	CSA4.19MG	4.19	30	30	1.9		_
	CST4.19MGW		-	_			Capacitor-contained model
	CSA4.19MGU		30	30	1.8		_
	CST4.19MGWU		_	_			Capacitor-contained model
	CSA6.00MG	6.0	30	30	3.0		_
	CST6.00MGW		_	_			Capacitor-contained model
	CSA6.00MGU		30	30	2.4		_
	CST6.00MGWU		_	-			Capacitor-contained model
Kyocera Corp.	KBR-1000F/Y	1.0	100	100	1.8	5.5	_
	KBR-2.0MS	2.0	68	68	1.95		
	KBR-4.19MSA	4.19	33	33	1.8		
	KBR-6.0MSA	6.0	33	33			
TDK	CCR1000K2	1.0	100	100	1.8	5.5	_
	CCR2.0MC33	2.0	_	_	2.0		Capacitor-contained model
	CCR4.19MC3	4.19					
	FCR4.19MC5				2.2		
	CCR6.0MC3	6.0			2.0		
	FCR6.0MC5				2.2		

Note When using the CSB1000J (1.0 MHz) by Murata Mfg. Co., Ltd. as a ceramic resonator, a limiting resistor (Rd = 1 k Ω) is necessary (refer to the figure below). The limiting resistor is not necessary when using the other recommended resonators.



Caution The oscillator constants and oscillation voltage range indicate conditions for stable oscillation but do not guarantee precision of the oscillation frequency. If the application circuit requires precision of the oscillation frequency, it is necessary to set the oscillation frequency of the resonator in the application circuit. For this, it is necessary to directly contact the manufacturer of the resonator being used.



DC Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$)

Parameter	Symbol		Conditions	S	MIN.	TYP.	MAX.	Unit
Output current, low	lol	Per pin					15	mA
		Total of all	pins				150	mA
Input voltage, high	V _{IH1}	Ports 2, 3,	11	$2.7 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	0.7V _{DD}		V _{DD}	V
				$1.8 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$	0.9V _{DD}		V _{DD}	V
	V _{IH2}	Ports 0, 1,	6, $\overline{\text{RESET}}$ $2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$		0.8V _{DD}		V _{DD}	V
				$1.8 \text{ V} \leq \text{V}_{DD} < 2.7 \text{ V}$	0.9V _{DD}		V _{DD}	V
	VIH3	Ports 4, 5	Pull-up resistor	$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	0.7V _{DD}		V _{DD}	V
			provided	1.8 V ≤ V _{DD} < 2.7 V	0.9V _{DD}		V _{DD}	V
			N-ch open drain	$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	0.7V _{DD}		13	V
				1.8 V ≤ V _{DD} < 2.7 V	0.9V _{DD}		13	V
	V _{IH4}	X1, XT1			V _{DD} -0.1		V _{DD}	V
Input voltage, low	V _{IL1}	Ports 2, 3,	4, 5, 11	$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	0		0.3V _{DD}	V
				1.8 V ≤ V _{DD} < 2.7 V	0		0.1V _{DD}	V
	V _{IL2}	Ports 0, 1,	6, RESET	$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	0		0.2V _{DD}	V
				1.8 V ≤ V _{DD} < 2.7 V	0		0.1V _{DD}	V
	V _{IL3}	X1, XT1			0		0.1	V
Output voltage, high	Vон		oorts 2, 3, 6 lон =	-1.0 mA	V _{DD} -0.5			V
Output voltage, low	V _{OL1}	SCK, SO, p	orts 2, 3, 4, 5, 6	loL = 15 mA		0.2	2.0	V
				$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$				
				IoL = 1.6 mA			0.4	V
	V _{OL2}	SB0, SB1 N-ch open di					0.2V _{DD}	V
			Pull-up resistor ≥	1 kΩ				
Input leakage	Ішн1	$V_{\text{IN}} = V_{\text{DD}}$	Pins other than X	1, XT1			3	μΑ
current, high	I _{LIH2}		X1, XT1				20	μΑ
	Ішнз	VIN = 13 V	Ports 4, 5 (N-ch	pen drain)			20	μΑ
Input leakage	ILIL1	VIN = 0 V	Pins other than p	orts 4, 5, X1, XT1			-3	μΑ
current, low	ILIL2		X1, XT1				-20	μΑ
	ILIL3		Ports 4, 5 (N-ch o	ppen drain)			-3	μ A
			When input instru	ction is not executed				
			Ports 4, 5 (N-ch				-30	μΑ
			open drain) When input instruc-	VDD = 5.0 V		-10	-27	μΑ
			tion is executed	V _{DD} = 3.0 V		-3	-8	μΑ
Output leakage	Ісонт	Vout = Vdd	SCK, SO/SB0, SI	31, ports 2, 3, 6,			3	μΑ
current, high			ports 4, 5 (Pull-up	resistor provided)				
-	ILOH2	Vout = 13 V	Ports 4, 5 (N-ch				20	μΑ
Output leakage	ILOL	Vout = 0 V		•			-3	<u></u> μΑ
current, low								•
Internal pull-up	R _{L1}	VIN = 0 V	Ports 0, 1, 2, 3, 6	50	100	200	kΩ	
resistor	R _{L2}		Ports 4, 5 (Mask	option)	15	30	60	kΩ



DC Characteristics ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$)

Parameter	Symbol		Co	onditions		MIN.	TYP.	MAX.	Unit
Supply currentNote 1	I _{DD1}	6.0-MHzNote 2	V _{DD} = 5.0	V ±10%Not	e 3		2.2	6.6	mA
		crystal oscillation	V _{DD} = 3.0	V ±10%Not	e 4		0.48	1.5	mA
	I _{DD2}	C1 = C2	HALT	VDD = 5.0	V ±10%		0.86	2.6	mA
		= 22 pF	mode	V _{DD} = 3.0	V ±10%		0.43	1.3	mA
	I _{DD1}	4.19-MHzNote 2	V _{DD} = 5.0	V ±10%Not	e 3		1.7	4.5	mA
		crystal oscillation	V _{DD} = 3.0	V ±10%Not	e 4		0.4	1.2	mA
	I _{DD2}	C1 = C2	HALT	V _{DD} = 5.0	V ±10%		0.7	2	mA
		= 22 pF	mode	V _{DD} = 3.0	V ±10%		0.39	1.2	mA
	IDD3	32.768-	Low-	V _{DD} = 3.0	V ±10%		11	33	μΑ
		kHz ^{Note 5}	voltage V _{DD} = 2.0 V ±10%			5.5	17	μΑ	
		crystal	mode ^{Note 6}	V _{DD} = 3.0	$V, T_A = 25^{\circ}C$		11	22	μΑ
		oscillation	Low current dissipation	V _{DD} = 3.0	V ±10%		9.2	27	μΑ
			mode ^{Note 7}	V _{DD} = 3.0	V, T _A = 25°C		9.2	18	μΑ
	I _{DD4}		HALT	Low-	V _{DD} = 3.0 V ±10%		6.4	20	μΑ
			mode	voltage	V _{DD} = 2.0 V ±10%		2.5	8	μΑ
				mode ^{Note 6}	V _{DD} = 3.0 V, T _A = 25°C		6.4	12.8	μΑ
				Low current dissipation	V _{DD} = 3.0 V ±10%		4.6	13.8	μΑ
			modeNote 7	V _{DD} = 3.0 V, T _A = 25°C		4.6	9.2	μΑ	
	I _{DD5}	XT1 =	V _{DD} = 5.0 V ±10%				0.05	10	μΑ
		0 VNote 8	V _{DD} = 3.0 \	V ±10%			0.02	5	μΑ
		STOP mode			T _A = 25°C		0.02	3	μΑ

- **Notes 1.** The current flowing to the internal pull-up resistor is not included.
 - 2. Including the case when the subsystem clock oscillates.
 - 3. When the device operates in high-speed mode with the processor clock control register (PCC) set to 0011.
 - 4. When the device operates in low-speed mode with PCC set to 0000.
 - **5.** When the device operates on the subsystem clock, with the system clock control register (SCC) set to 1001 and oscillation of the main system clock stopped.
 - 6. When the sub-oscillation circuit control register (SOS) is set to 0000.
 - 7. When SOS is set to 0010.
 - **8.** When SOS is set to 00×1, and the sub-oscillation circuit feedback resistor is not used (x: don't care).




AC Characteristics	$(T_A = -40 \text{ to } +85^{\circ}\text{C})$	$V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$
---------------------------	---	--

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
CPU clock cycle time ^{Note 1}	tcy	Operates with	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	0.67		64	μs
(minimum instruction		main system clock		0.95		64	μs
execution time = 1		Operates with		114	122	125	μs
machine cycle)		subsystem clock					
TI0, TI1 input frequency	fτι	V _{DD} = 2.7 to 5.5 \	0		1.0	MHz	
				0		275	kHz
TI0, TI1 input high-/low-level	tтıн, tтı∟	V _{DD} = 2.7 to 5.5 \	/	0.48			μs
width				1.8			μs
Interrupt input high-/	tinth, tintl	INT0	IM02 = 0	Note 2			μs
low-level width			IM02 = 1	10			μs
		INT1, 2, 4		10			μs
		KR0 to 3		10			μs
RESET low-level width	trsl			10			μs

Notes 1. The cycle time (minimum instruction execution time) of the CPU clock (Φ) is determined by the oscillation frequency of the connected resonator (and external clock), the system clock control register (SCC), and processor clock control register (PCC).

The figure on the right shows the supply voltage VDD vs. cycle time toy characteristics when the device operates with the main system clock.

2. 2tcy or 128/fx depending on the setting of the interrupt mode register (IM0).





Serial transfer operation

2-wire and 3-wire serial I/O modes (SCK ··· internal clock output): (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
SCK cycle time	tkcY1	V _{DD} = 2.7 to 5.5 V		1300			ns
				3800			ns
SCK high-/low-level width	tĸĿı,	V _{DD} = 2.7 to 5.5 \	I	tkcy1/2-50			ns
	t _{KH1}			tkcy1/2-150			ns
SI ^{Note 1} setup time (to SCK ↑)	tsik1	V _{DD} = 2.7 to 5.5 V		150			ns
				500			ns
SI ^{Note 1} hold time	tksi1	V _{DD} = 2.7 to 5.5 V		400			ns
(from SCK ↑)				600			ns
$\overline{SCK} \downarrow \to SO^Note\ 1$ output	tkso1	$R_L = 1 \text{ k}\Omega, \text{ Note 2}$	V _{DD} = 2.7 to 5.5 V	0		250	ns
delay time		C _L = 100 pF		0		1000	ns

Notes 1. Read as SB0 or SB1 when using the 2-wire serial I/O mode.

2. RL and CL are the load resistance and load capacitance of the SO output line.

2-wire and 3-wire serial I/O modes (SCK ··· external clock input): (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tkcy2	V _{DD} = 2.7 to 5.5 V	800			ns
			3200			ns
SCK high-/low-level width	tĸL2,	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	400			ns
	tkH2		1600			ns
SI ^{Note 1} setup time (to SCK ↑)	tsık2	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	100			ns
			150			ns
SI ^{Note 1} hold time	tksi2	$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	400			ns
(from SCK ↑)			600			ns
$\overline{SCK} \downarrow \to SO^{Note \ 1}$ output	tkso2	$R_L = 1 \text{ k}\Omega, \text{ Note 2 } V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$	0		300	ns
delay time		C _L = 100 pF	0		1000	ns

Notes 1. Read as SB0 or SB1 when using the 2-wire serial I/O mode.

2. RL and CL are the load resistance and load capacitance of the SO output line.




A/D Converter Characteristics (TA = -40 to +85°C, VDD = 1.8 to 5.5 V, 1.8 V \leq AVREF \leq VDD)


Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Resolution				8	8	8	bit
Absolute accuracyNote 1		VDD = AVREF 2.7 V ≤ VDD				1.5	LSB
			1.8 V ≤ V _{DD} < 2.7 V			3	LSB
		V _{DD} ≠ AV _{REF}				3	LSB
Conversion time	tconv	Note 2				168/fx	μs
Sampling time	tsamp	Note 3				44/fx	μs
Analog input voltage	VIAN			AVss		AVREF	V
Analog input impedance	Ran				1000		МΩ
AV _{REF} current	IREF				0.25	2.0	mA


- **Notes 1.** Absolute accuracy excluding quantization error $(\pm 1/2LSB)$
 - 2. Time until end of conversion (EOC = 1) after execution of conversion start instruction (40.1 μ s: fx = 4.19 MHz).
 - 3. Time until end of sampling after execution of conversion start instruction (10.5 μ s: fx = 4.19 MHz).

AC timing test points (excluding X1 and XT1 inputs)




Clock timing






TI0, TI1 timing




Serial transfer timing


3-wire serial I/O mode




2-wire serial I/O mode



Interrupt input timing



RESET input timing




Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (TA = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Release signal set time	tsrel		0			μs
Oscillation stabilization	twait	Released by RESET		Note 2		ms
wait time ^{Note 1}		Released by interrupt request		Note 3		ms


- **Notes 1.** The oscillation stabilization wait time is the time during which the CPU stops operating to prevent unstable operation when oscillation is started.
 - 2. Either $2^{17}/fx$ or $2^{15}/fx$ can be selected by mask option.
 - 3. Set by the basic interval timer mode register (BTM). (Refer to the table below.)

ВТМ3	BTM3 BTM2 BTM1		DTMO	Wait Time			
D I IVI3	DINZ	BTM1	BTM0	fx = 4.19 MHz	fx = 6.0 MHz		
_	0	0	0	2 ²⁰ /fx (approx. 250 ms)	2 ²⁰ /fx (approx. 175 ms)		
_	0	1	1	2 ¹⁷ /fx (approx. 31.3 ms)	2 ¹⁷ /fx (approx. 21.8 ms)		
_	1	0	1	2 ¹⁵ /fx (approx. 7.81 ms)	2 ¹⁵ /fx (approx. 5.46 ms)		
_	1	1	1	2 ¹³ /fx (approx. 1.95 ms)	2 ¹³ /fx (approx. 1.37 ms)		

Data retention timing (STOP mode release by RESET)




Data retention timing (standby release signal: STOP mode release by interrupt signal)




13. CHARACTERISTICS CURVES (REFERENCE VALUES)







IDD vs VDD (main system clock: 4.19-MHz crystal resonator)




14. PACKAGE DRAWINGS

42 PIN PLASTIC SHRINK DIP (600 mil)








NOTES

- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
Α	39.13 MAX.	1.541 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
1	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	15.24 (T.P.)	0.600 (T.P.)
L	13.2	0.520
М	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
N	0.17	0.007
R	0~15°	0~15°

P42C-70-600A-1

42 PIN PLASTIC SHRINK SOP (375 mil)



NOTE

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	18.16 MAX.	0.715 MAX.
В	1.13 MAX.	0.044 MAX.
С	0.8 (T.P.)	0.031 (T.P.)
D	$0.35^{+0.10}_{-0.05}$	$0.014^{+0.004}_{-0.003}$
Е	0.125±0.075	0.005±0.003
F	2.9 MAX.	0.115 MAX.
G	2.5±0.2	$0.098^{+0.009}_{-0.008}$
Н	10.3±0.3	$0.406^{+0.012}_{-0.013}$
I	7.15±0.2	$0.281^{+0.009}_{-0.008}$
J	1.6±0.2	0.063±0.008
K	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.002}$
L	0.8±0.2	0.031+0.009
М	0.10	0.004
N	0.10	0.004



15. RECOMMENDED SOLDERING CONDITIONS

The μ PD750064, μ PD750066, and μ PD750068 should be soldered and mounted under the following recommended conditions.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Table 15-1. Surface Mounting Type Soldering Conditions

(1)	μ PD750064GT- $\times\times$:	42-pin plastic shrink SOP (375 mil, 0.8 mm pitch)
	μ PD750066GT- $\times\times$:	42-pin plastic shrink SOP (375 mil, 0.8 mm pitch)
	μ PD750068GT- $\times\times$:	42-pin plastic shrink SOP (375 mil, 0.8 mm pitch)
	μ PD750064GT(A)-×××:	42-pin plastic shrink SOP (375 mil, 0.8 mm pitch)
	μ PD750066GT(A)- $\times\times$:	42-pin plastic shrink SOP (375 mil, 0.8 mm pitch)
	μ PD750068GT(A)- $\times\times$:	42-pin plastic shrink SOP (375 mil, 0.8 mm pitch)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Twice or less	IR35-00-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Twice or less	VP15-00-2
Wave soldering	Solder bath temperature: 260°C max., Time: 10 seconds max., Count: Once Preheating temperature: 120°C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

Caution Do not use different soldering methods together (except for partial heating).

Remark For soldering methods and conditions other than those recommended above, contact an NEC Electronics sales representative.

```
\star (2) \muPD750064GT-\times\times-A: 42-pin plastic shrink SOP (375 mil, 0.8 mm pitch) \muPD750066GT-\times\times-A: 42-pin plastic shrink SOP (375 mil, 0.8 mm pitch) \muPD750068GT-\times\times-A: 42-pin plastic shrink SOP (375 mil, 0.8 mm pitch)
```

Undefined

Remark Products with "-A" at the end of the part number are lead-free products.



Table 15-2. Insertion Type Soldering Conditions

```
\muPD750064CU-×××: 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch) 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch) 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch) 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch) 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch) 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch) 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch) 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch) 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch) 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch) 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch) 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch) 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch) 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch)
```

Soldering Method	Soldering Conditions	
Wave soldering (pin only)	Solder bath temperature: 260°C max., Time: 10 seconds max.	
Partial heating	Pin temperature: 300°Cmax., Time: 3 seconds max. (for each pin)	

Caution Apply wave soldering to pins only. See to it that the jet solder does not contact with the chip directly.

Remarks 1. Products with "-A" at the end of the part number are lead-free products.

2. For soldering methods and conditions other than those recommended above, contact an NEC Electronics sales representative.



APPENDIX A. $\,\mu$ PD75068, 750068 AND 75P0076 FUNCTIONAL LIST

Item		μPD75068	μPD750068	μPD75P0076		
Program memory		Mask ROM 0000H to 1F7FH (8064 × 8 bits)	Mask ROM 0000H to 1FFFH (8192 × 8 bits)	One-time PROM 0000H to 3FFFH (16384 × 8 bits)		
Data memor	ry	000H to 1FFH (512 × 4 bits)				
CPU		75X Standard CPU	75XL CPU			
General-pur	pose register	4 bits \times 8 or 8 bits \times 4	(4 bits \times 8 or 8 bits \times 4) \times 4 ba	nks		
Instruction execution	When main system clock is selected	0.95, 1.91, 15.3 μs (@4.19-MHz operation)	• 0.67, 1.33, 2.67, 10.7 μs (@) • 0.95, 1.91, 3.81, 15.3 μs (@)			
When subsystem clock is selected		122 μs (@32.768-kHz operatio	122 μs (@32.768-kHz operation)			
I/O port	CMOS input	12 (on-chip pull-up resistor specified by software: 7)				
	CMOS input/output	12 (on-chip pull-up resistor specified by software)				
	N-ch open-drain input/output	8 (on-chip pull-up resistor specified by mask option) Withstand voltage is 10 V	8 (on-chip pull-up resistor specified by mask option) Withstand voltage is 13 V 8 (no mask option) Withstand voltage i			
	Total	32				
Timer		3 channels • 8-bit timer/event counter • 8-bit basic interval timer • Watch timer	4 channels • 8-bit timer/event counter 0 (watch timer output added) • 8-bit timer/event counter 1 (can be used as a 16-bit timer/event counter) • 8-bit basic interval timer/watchdog timer • Watch timer			
A/D converter		8-bit resolution × 8 channels (successive approximation) Can operate at the voltage from V _{DD} = 2.7 V	8-bit resolution × 8 channels (successive approximation) Can operate at the voltage from V _{DD} = 1.8 V			

Item	μPD75068	μPD750068	μPD75P0076
Clock output (PCL)	Φ, 524, 262, 65.5 kHz (@4.19-MHz operation with main system clock)	 Φ, 1.05 MHz, 262 kHz, 65.5 kHz (@4.19-MHz operation with main system clock) Φ, 1.5 MHz, 375 kHz, 93.8 kHz (@6.0-MHz operation with main system clock) 	
Buzzer output (BUZ)	2, 4, 32 kHz (@4.19-MHz operation with main system clock or @32.768-kHz operation with subsystem clock)	2, 4, 32 kHz (@4.19-MHz operation with main system clock or @32.768-kHz operation with subsystem clock) 2.93, 5.86, 46.9 kHz (@6.0-MHz operation with main system clock)	
Serial interface	3 modes are available • 3-wire serial I/O mode ··· MSB/LSB can be selected for transfer first bit • 2-wire serial I/O mode • SBI mode	2 modes are available 3-wire serial I/O mode MSB/LSB can be selected for transfer first bit 2-wire serial I/O mode	
Vectored interrupt	External: 3, internal: 3	External: 3, internal: 4	
Test input	External: 1, internal: 1	External: 1, internal: 1	
Supply voltage	V _{DD} = 2.7 to 6.0 V	V _{DD} = 1.8 to 5.5 V	
Operating ambient temperature	$T_A = -40 \text{ to } +85^{\circ}\text{C}$	$T_A = -40 \text{ to } +85^{\circ}\text{C}$	
Package	42-pin plastic shrink DIP (600 mil) 44-pin plastic QFP (10 × 10 mm)	42-pin plastic shrink DIP (600 r 42-pin plastic shrink SOP (375)	. ,



APPENDIX B. DEVELOPMENT TOOLS

The following development tools are available for system development using the µPD750068.

In the 75XL Series, the relocatable assembler which is common to the series is used in combination with the device file of each product.

Language processor

RA75X relocatable assembler	Host Machine			Part Number
	1103t Wacrinic	os	Supply Media	(Product Name)
	PC-9800 Series	MS-DOS™	3.5-inch 2HD	μS5A13RA75X
		Ver. 3.30 to Ver. 6.2 ^{Note}	5-inch 2HD	μS5A10RA75X
	IBM PC/AT™ compatible machines	Refer to	3.5-inch 2HC	μS7B13RA75X
		"OS for IBM PC"	5-inch 2HC	μS7B10RA75X

Device file	Host Machine			Part Number
	1 lost Machine	os	Supply Media	(Product Name)
	PC-9800 Series	MS-DOS	3.5-inch 2HD	μS5A13DF750068
		Ver. 3.30 to	5-inch 2HD	μS5A10DF750068
		Ver.6.2Note		
	IBM PC/AT	Refer to	3.5-inch 2HC	μS7B13DF750068
	compatible machines	compatible machines "OS for IBM PC"	5-inch 2HC	μS7B10DF750068

Note Ver. 5.00 or later has the task swap function, but it cannot be used for this software.

Remark Operation of the assembler and device file is guaranteed only on the above host machines and OSs.



PROM write tools

Hardware	PG-1500	PG-1500 is a PROM programmer which enables you to program single-chip microcontrollers including PROM by stand-alone or host machine operation by connecting an attached board and optional programmer adapter to PG-1500. It also enables you to program typical PROM devices of 256K bits to 4M bits. PROM programmer adapter for the μPD75P0076CU and 75P0076GT. Connect the programmer adapter to PG-1500 for use.			
	PA-75P0076CU				76GT. Connect the
Software	PG-1500 controller	PG-1500 and a host machine are connected by serial and parallel interfaces and PG-1500 is controlled on the host machine.			terfaces and PG-1500
		Host Machine			Part Number
		Troot Macrimio	os	Supply Media	(Product Name)
		PC-9800 Series	MS-DOS	3.5-inch 2HD	μS5A13PG1500
		Ver. 3.30 to Ver. 6.2 ^{Note} 5-inch 2H		5-inch 2HD	μS5A10PG1500
		IBM PC/AT	Refer to	3.5-inch 2HD	μS7B13PG1500
		compatible machines	"OS for IBM PC"	5-inch 2HC	μS7B10PG1500

Note Ver. 5.00 or later has the task swap function, but it cannot be used for this software.

Remark Operation of the PG-1500 controller is guaranteed only on the above host machines and OSs.



Debugging tool

The in-circuit emulators (IE-75000-R and IE-75001-R) are available as the program debugging tool for the μ PD750068.

The system configurations are described as follows.

Hardware	IE-75000-R ^{Note 1}	In-circuit emulator for debugging the hardware and software when developing the a systems that use the 75X Series and 75XL Series. When developing a μP Subseries, the emulation board IE-75300-R-EM and emulation probe that are solds must be used with the IE-75000-R. By connecting with the host machine and the PROM programmer, efficient debug be made. It contains the emulation board IE-75000-R-EM which is connected.				
	IE-75001-R	In-circuit emulator for systems that use the Subseries, the emulat must be used with the	In-circuit emulator for debugging the hardware and software when developing the application systems that use the 75X Series and 75XL Series. When developing a μ PD750068 Subseries, the emulation board IE-75300-R-EM and emulation probe that are sold separately must be used with the IE-75001-R. It can debug the system efficiently by connecting the host machine and PROM programmer.			
	IE-75300-R-EM	Emulation board for evaluating the application systems that use a μ PD750068 Subseries. It must be used with the IE-75000-R or IE-75001-R.				
	EP-750068CU-R	Emulation probe for the μ PD750068CU. It must be connected to IE-75000-R (or IE-75001-R) and IE-75300-R-EM.				
	EP-750068GT-R	It is supplied with t	IE-75001-R) and IE-75 9500GT-42 which fac			
	EV-9500GT-42	a target system.				
Software	IE control program		00-R or IE-75001-R to E-75000-R or IE-75001			
		Host Machine OS Supply Media P				
		PC-9800 Series	MS-DOS	3.5-inch 2HD	μS5A13IE75X	
			Ver. 3.30 to Ver. 6.2 ^{Note 2}	5-inch 2HD	μS5A10IE75X	
		IBM PC/AT	Refer to	3.5-inch 2HC	μS7B13IE75X	
		compatible machines	"OS for IBM PC"	5-inch 2HC	μS7B10IE75X	

Notes 1. Maintenance product

2. Ver. 5.00 or later has the task swap function, but it cannot be used for this software.

Remarks 1. Operation of the IE control program is guaranteed only on the above host machines and OSs.

2. The μ PD750064, 750066, 750068, and 75P0076 are commonly referred to as the μ PD750068 Subseries.

OS for IBM PC

The following IBM PC OS's are supported.

os	Version
PC DOS™	Ver. 5.02 to Ver. 6.3 J6.1/V ^{Note} to J6.3/V ^{Note}
MS-DOS	Ver. 5.0 to Ver. 6.22 5.0/V ^{Note} to 6.2/V ^{Note}
IBM DOS™	J5.02/V ^{Note}

Note Only English version is supported.

Caution Ver. 5.0 or later has the task swap function, but it cannot be used for this software.

APPENDIX C. RELATED DOCUMENTS

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents related to device

	Document Name	Document No.		
	Document Name	Japanese	English	
*	μ PD750064, 750066, 750068, 750064(A), 750066(A), 750068(A) Data Sheet	U10165J	U10165E (this document)	
	μ PD75P0076 Data Sheet	U10232J	U10232E	
	μ PD750068 User's Manual	U10670J	U10670E	
	μ PD750068 Instruction Table	IEM-5606	_	
	75XL Series Selection Guide	U10453J	U10453E	

Documents related to development tool

Document Name			Document No.	
Document Name		Japanese	English	
Hardware	re IE-75000-R/IE-75001-R User's Manual		EEU-846	EEU-1416
	IE-75300-R-EM User's Manual		U11354J	U11354E
	EP-750068CU/GT-R User's Manual		U10950J	U10950E
	PG-1500 User's Manual		U11940J	U11940E
Software	RA75X Assembler Package User's Manual	Operation	U12622J	U12622E
		Language	U12385J	U12385E
		Structured Assembler Preprocessor	U12598J	U12598E
	PG-1500 Controller User's Manual	PC-9800 Series (MS-DOS) Based	EEU-704	EEU-1291
		IBM PC Series (PC DOS) Based	EEU-5008	U10540E

Other related documents

Document Name	Document No.	
Document Name	Japanese	English
SEMICONDUCTORS SELECTION GUIDE Products & Packages (CD-ROM)	X13769X	
Semiconductor Device Mounting Technology Manual	C10535J	C10535E
Quality Grades on NEC Semiconductor Devices	C11531J	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983J	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892J	C11892E
Guide to Microcomputer-Related Products by Third Party	U11416J	_

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

80



NOTES FOR CMOS DEVICES —

(1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between $V_{\rm IL}$ (MAX) and $V_{\rm IH}$ (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between $V_{\rm IL}$ (MAX) and $V_{\rm IH}$ (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

(4) STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

(5) POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

(6) INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.



Regional Information

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- · Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

[GLOBAL SUPPORT]

http://www.necel.com/en/support/support.html

NEC Electronics America, Inc. (U.S.) NEC Electronics (Europe) GmbH NEC Electronics Hong Kong Ltd.

Santa Clara, California Tel: 408-588-6000 800-366-9782

Duesseldorf, Germany Tel: 0211-65030

• Sucursal en España Madrid, Spain

Tel: 091-504 27 87

• Succursale Française Vélizy-Villacoublay, France

Tel: 01-30-675800

• Filiale Italiana

Milano, Italy Tel: 02-66 75 41

Branch The Netherlands

Eindhoven, The Netherlands Tel: 040-2654010

Tyskland Filial

Taeby, Sweden Tel: 08-63 87 200

United Kingdom Branch

Milton Keynes, UK Tel: 01908-691-133

Hong Kong Tel: 2886-9318

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul. Korea Tel: 02-558-3737

NEC Electronics Shanghai Ltd.

Shanghai, P.R. China Tel: 021-5888-5400

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-2719-2377

NEC Electronics Singapore Pte. Ltd.

Novena Square, Singapore

Tel: 6253-8311

J05.6

MS-DOS is either a registered trademark or a trademark of Microsoft Corporation in the United States and/or other countries.

IBM DOS, PC/AT, and PC DOS are trademarks of International Business Machines Corporation.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of August, 2005. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior
 written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
 appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual
 property rights of third parties by or arising from the use of NEC Electronics products listed in this document
 or any other liability arising from the use of such products. No license, express, implied or otherwise, is
 granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of a customer's equipment shall be done under the full
 responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
 customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and
 "Specific".
 - The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).