

8A3xxxx 72QFN

Evaluation Kit

The 8A3xxxx 72QFN EVK allows customers to evaluate Renesas' ClockMatrix devices (for example, 8A34005, 72QFN). This document discusses the following:

- The board's design, its power supply, and jumper settings
- The input and output connectors for normal operation
- How to bring up the board using the Timing Commander software GUI
- How to configure and program the board to generate standard-compliant frequencies

Kit Contents

- 8A34xxx 72QFN Evaluation Board
- USB Type A cable

PC Requirements

- Renesas Timing Commander Software installed
- ClockMatrix GUI
- USB 2.0 or USB 3.0 interface
- Windows XP SP3 or later
- Processor: Minimum 1GHz
- Memory: Minimum 512MB; recommended 1GB
- Available disk space: Minimum 600MB (1.5GB 64bit); recommended 1GB (2GB 64-bit)
- Network access during installation if the .NET framework is not currently installed on the system




Figure 1. 8A34xxx Evaluation Board



Contents

1.	Boar	d Design	3
	1.1	Board Power Supply	4
	1.2	Voltage Selection Jumpers	
	1.3	GPIO Switches, LEDs, and Test Points	5
	1.4	USB Jack	5
	1.5	I2C between FTDI, CM Device, and On-board EEPROM	
	1.6	SPI Direct Access using Aardvark	6
	1.7	I2C Direct Access using Aardvark	8
2.	Worl	king with Timing Commander™ for Programing / Configuration	9
	2.1	Default Operation	9
	2.2	Using Timing Commander to Control the Board 1	0
		2.2.1 Using Aardvark to Connect to Timing Commander 1	4
	2.3	Output Terminations and Rework to Take 1PPS Input	4
3.	Sche	matics	6
4.	Orde	ring Information	6
5.	Revi	sion History	6
Ар	oendix	A: How to Upgrade the Firmware	7

Figures

Figure 1. 8A34xxx Evaluation Board
Figure 2. 8A3xxxx 72QFN Evaluation Board – Detailed
Figure 3. Example of Voltage Jumpers
Figure 4. GPIO Setting and Status Display Area
Figure 5. J4 Connector with Aardvark Color-coded Wire Connections
Figure 6. Schematic View of JP12 to JP15
Figure 7. Board Setting for Default Operation
Figure 8. Starting Up Timing Commander GUI
Figure 9. Selecting 8A34001 using Personality File v4.6 11
Figure 10. Timing Commander GUI with a Settings File Opened
Figure 11. Setting I2C for Connecting the Board with GUI
Figure 12. A Green Band Appears when a Valid Connection is Made
Figure 13. Firmware Version Mismatch Warning Message
Figure 14. Reading Firmware Version 13
Figure 15. Read Firmware Version of ClockMatrix Chip
Figure 16. Connection Settings Window
Figure 17. Input Clock's AC-Coupling and Terminations
Figure 18. Configuring CLK0 as CMOS to Receive a 1PPS Input



1. Board Design

The following diagram identifies the various components of the evaluation board: input and output SMA connectors, power supply jacks, and some jumper settings necessary for the board operations. Detailed descriptions are included below.




Figure 2. 8A3xxxx 72QFN Evaluation Board – Detailed

- Input SMA connectors There are five differential inputs labeled CLK0/nCLK0 CLK4/nCLK4. Each input clock can be configured differentially (LVDS, PECL 2.5V, and PECL 3.3V) or in single-ended format (CMOS).
- Output SMA connectors There are 12 outputs labeled as Q0/nQ0 Q11/nQ11. Each output clock can be configured differentially (LVDS, LVPECL, or user-defined amplitude) or in single-ended format (LVCMOS . inphase or out-of-phase).
- **GPIO switch, LEDs, and Test points** There are seven GPIOs available. Each GPIO can be set a "low" or "high" level (if input) or displayed with an LED (if output). Some GPIOs are used to set the chip in a certain working condition on power-up. For more information, see "Table 18. GPIO Pin Usage at Start-Up" in the 8A34005 datasheet.
- **USB connector** A USB mini connector connects the evaluation board to a PC for GUI communications. No power is consumed from the USB connector other than to power the FTDI USB device.
- VDDQx voltage selection jumpers Each output voltage can be individually supplied with 1.8V, 2.5V, or 3.3V. These jumpers are used to select the voltage for the output voltages.
- Reset button: A small button is used to reset the board.
- OSCI Input connector An SMA connector, J45, is provided to optionally supply a clock signal to overdrive the crystal.
- OCXO/TCXO Reference (Optional) An OCXO/TCXO footprint, output at J82. It can be connected to J46 (below) as the reference for System DPLL.

RENESAS

- SysDPLL Input (Optional) An SMA connector, J46, is provided to supply a local OCXO/TCXO reference as an optional reference for System DPLL.
- **Crystal**: A crystal of various frequencies must be present for board operations. A 3225 footprint is provided for SMT crystals. For easy plug-in of a canned crystal, two through-holes are also available.
- EEPROM An SO-8 socket is provided to hold an EEPROM device of compatible package. EEROM is used to store firmware and customer configuration data, if needed.

1.1 Board Power Supply

The board uses a single +5V supply for its power supplies. When running the board, please set the bench power supply at 5V/2A. The red jack (J1) is positive; the black jack (J2) is the ground.

Multiple LDOs are used to generate 3.3V, 2.5V, and 1.8V from the +5V supply.

1.2 Voltage Selection Jumpers

There are eight headers/jumpers to select different voltages for different functional blocks of the chip. Each header has pin 1 and 3 labeled in silkscreen – jumping pin 1 and pin 2 will select 3.3V; jumping pin 2 and pin 3 will select 2.5V; no jumper will have 1.8V. See the following example for JP4 and JP9 – JP4 will select 2.5V, JP9 will select 3.3V.




Figure 3. Example of Voltage Jumpers

The following list shows which head/jumper is used to select what voltage:

- JP1 VDDD
- JP2 VDDA
- JP3 VCC_GPIO_DC
- JP4 VDDO_Q8_3_5
- JP5 VDDO_Q2_4_11
- JP6 VDDO_1_10_7
- JP7 VDD_CLK0
- JP9 VDDO_Q0_9_6

Note: VDD_FOD voltage is selected by resistor R908 and R909. In order to prevent damage to the device, both R908 and R909 should not be stuffed, in which case VDD_FOD = 1.8V.

1.3 GPIO Switches, LEDs, and Test Points

An 8-bit dip switch sets the logic levels for seven GPIOs (GPIO0-5 and GPIO9). The GPIO levels for each setting and the corresponding LED state are listed in the following table (see picture and labels in Figure 4).

Dip Switch Position	GPIO Logic Level	LED		
Left	Low	On		
Center	High if GPIO is configured as Input High or Low according to the GPIO output setting	High if GPIO is configured as Input High or Low according to the GPIO output setting		
Right	High	Off		

When the GPIOs are configured as outputs (such as User-Controlled or LOL indicator), the dip switch for the corresponding GPIO should be placed in the center position. The LED will indicate the state of the GPIO.




Figure 4. GPIO Setting and Status Display Area

1.4 USB Jack

The board has a USB mini-connector. The other end of the USB cable is a USB Type A connector going to a PC.

1.5 I2C between FTDI, CM Device, and On-board EEPROM

One of the major differences between the 72QFN and 144BGA144 chips is that there is only one serial bus on the 72QFN chip. The I2C bus between the FTDI chip and CM chip is the same bus between the CM chip and the onboard EEPROM. The on-board EEPROM is used to store device firmware and/or customer's configuration data. JP12 and JP13 must be jumped between pin 1 and 2 to enable the I2C connections.

Table 2. EEPROM I2C Connections

	JP12/JP13	JP12/JP13
Jumper Position	Pin 1 and 2	Pin 2 and 3
EEPROM I ² C Path	FDTI and CM Chip; CM Chip and EEPROM	N/A

1.6 SPI Direct Access using Aardvark

Depending on the revision of the board (RevB), the user can also access the device using SPI access, as opposed to I2C access, using the FTDI device by only changing the GPIO9 position. In the older revision (and the newer revision), SPI access can only be accessed through the J4 header using a third party host such as an Aardvark. Accessing the J4 header to use the SPI bus also requires modifying jumpers J12 to J15. The GPIO9 position also needs to change position in the old revision.

	GPIO9 Position				
I2C access	HIGH				
SPI access	LOW				

Table 3. GPIO9 Position

Using an Aardvark device, connect the wires to the J4 connector as shown in Figure 5.

Aardvark Wire Colors




Figure 5. J4 Connector with Aardvark Color-coded Wire Connections

Table 4.	JP12 to	JP15	Jumper	Positions
----------	---------	------	--------	-----------

	JP12	JP13	JP14	JP15
FTDI Access	Pins 1 and 2	Pins 1 and 2	Pins 1 and 2	Pins 1 and 2
SPI Access	Pins 2 and 3	Pins 2 and 3	Pins 2 and 3	Pins 2 and 3
I2C Access	Pin 2 directly	Pin 2 directly	N/A	N/A






Figure 6. Schematic View of JP12 to JP15

Note: Using the Aardvark may require lowering the voltage of the SPI signals using the Total Phase Level Shifter EVB and the voltage of the 8A34xxx VCC_GPIO_DC to 2.5V for the SPI bus to work. This is due to a large amount of ground noise from the Level Shifter EVB at 3.3V.

SPI sample code for Batch Mode using the Aardvark is shown below. It will read back the firmware version (major, minor, hotfix).

```
<aardvark>
<configure i2c="0" spi="1" gpio="0" tpower="1" pullups="1"/>
<spi_config polarity="falling/rising" phase="setup/sample" bitorder="msb"
ss="active_low"/>
<spi_bitrate khz="1000" />
<spi_write count="5" radix="16"> 7C 00 C0 10 20 </spi_write>
<spi_write count="2" radix="16"> A4 00</spi_write>
<spi_write count="2" radix="16"> A5 00</spi_write>
<spi_write count="2" radix="16"> A6 00</spi_write>
</aardvark>
```



1.7 I2C Direct Access using Aardvark

The device can also be accessed using I2C with the Aardvark as well, as opposed to using the FTDI device on the board. Set GPIO9 to the position as shown in Table 3. Set the Aardvark SCL pin to JP12 pin 2 and the SDA pin to JP13 pin 2 as shown in Table 4.

Note: Using the Aardvark may require lowering the voltage of the I2C signals using the Total Phase Level Shifter EVB and the voltage of the 8A34xxx VCC_GPIO_DC to 2.5V for the I2C bus to work. This is due to a large amount of ground noise from the Level Shifter EVB at 3.3V.

I2C sample code for Batch Mode using the Aardvark is shown below. It will read back the firmware version (major, minor, hotfix).

```
<aardvark>
<configure i2c="1" spi="0" gpio="0" tpower="1" pullups="1"/>
<i2c_bitrate khz="400"/>
<i2c_write addr="0x5B" count="5" nostop="0" ten_bit_addr="0" combined_fmt="0"
radix="16">
FC 00 C0 10 20
</i2c_write>
<i2c_write addr="0x5B" count="1" nostop="1" ten_bit_addr="0" combined_fmt="0"
radix="16">
24
</i2c_write>
<i2c_write>
<i2c_read addr="0x5B" count="3" nostop="0" ten_bit_addr="0" combined_fmt="0"/>
</aardvark>
```



2. Working with Timing Commander[™] for Programing / Configuration

The following sections are best cross-referenced with the *ClockMatrix GUI Step-by-Step User Guide* that is available on the ClockMatrix Timing Solutions page and various ClockMatrix device product pages.

2.1 Default Operation

The board can operate off an EEPROM that has stored all information including firmware and a default configuration data. A default operation provides a sanity check on the board before running the board through the Timing Commander tool. Set the board in the following default conditions (for jumper and switch positions, see Figure 7):

- Set all the GPIOs to the center position. This will ensure that GPIO9 is high and that the serial port is configured for I2C 1 byte addressing.
- VDDA = 3.3V, VDD_ FOD = 1.8V, and VDDO_Qx = 3.3V
- Crystal frequency = 50MHz
- CLK0 = 25MHz
- FTDI, CM device, and EEPROM share the same I2C bus by jumping Pin 1 and 2 of JP12 and JP13

With the above default conditions ready, connect the board to the PC using a USB cable (type A on the PC side and mini-type on the board side), and power up the board using a single +5V supply. On power-up, the ClockMatrix device will read its firmware and configuration data from EEPROM and update all registers. When this process is completed, the following frequencies are available:

- Q0 = 122.88MHz
- Q1 = 122.88MHz




Figure 7. Board Setting for Default Operation

Note: In order to set GPIO9 to "High", the switch for GPIO9 must be set either to the "+" (high) position or the center position (see Figure 4).



2.2 Using Timing Commander to Control the Board

Once the default operation is successful, complete the following steps to configure and program the ClockMatrix device per your specific application requirements using Timing Commander GUI tools:

- 1. Power up the board and set the main serial port in I2C mode by GPIO9 = "high". Connect the board to the PC.
- 2. Start the Timing Commander software.

You will see options of "New Setting File" and "Open Setting file". For a new configuration, select "New Setting File".

IDT Timing Commander		; ;
	DT Timing Commander New Settings File Open Settings File IDT Timing Web Site User Gu	COMIN of Your T

Figure 8. Starting Up Timing Commander GUI

3. After selecting "New Settings File", a device selection window will pop up (see Figure 9). In the window, choose the intended device in the list (in this example, 8A34001 is selected).

Click the button at the lower right corner of the window (red circle) to browse and select the correct personality file (in this example, personality Version 4.6 is selected), then click OK.



New Settings F	ile	Cancel OK				
Product #	Description	ClockMatrix				
8A34000						
8A34001		8A34001				
8A34002	8A34002					
Personality C:\Users\sz	zheng\Desktop\TC_personality	ClockMatrix_V5.1.0_PR4.6.tcp				

Figure 9. Selecting 8A34001 using Personality File v4.6

4. The GUI window with the 8A34001 block diagram will open for configurations; or if "Open Settings File" is selected in Step 3 above, you will be prompted to browse and select an existing .tcs file and the personality file. When the configuration file is open, all configured values will be displayed as in Figure 10.

8A34001											1
	Diagram		Bit Sets		Registe	ers					
A34001 VS.1.0 Immware: PR4.6.0 Display input an	s output tabels 🛛 📋	TCXO/OCXO 20MHz	49.152MHz	Configure GPIOs Power Estimate	Stratch Registe Configure Output		gure TODs TOD2 TOD3			imware Utility ate EEPROM Hex	Implemented: - Configure APLL & Input xtal - Configure inputs (8/k, type, nvert, etc) - Configure channels, inc hopt priorites
Enable Frequency 201.416 CLK0 SYNC-E CLK0 CLK8	100.708MHz		System APLL 13.4676GHz		[Stage 0 625MHz Channel 0	156.25MHz	User-Defined	►156.25MHz REFCL	Desired: 158.25 K_P/N CDR1	Configure channesis, in/s input priorities Configure CDO Requencies Configure CDO Requencies Configure CDO Requencies Configure colputs (day, type, vold, eldy) ICC read/write to attached chip TCC read/write to attached chip Configure adjustment Configure Con
201.418 CLK1 SYNC-E CLK1	100.709MHz	×0		Configure	800MHz		► Q1 • • •	User-Defined	► 156.25MHz REFCI	Desired: 158:25 K_P/N CDR2 Desired:	CFPG contiguration SPI read/write to attached chip PWM decoding of nulputs PWM recoding of nulputs Output TDC contig TOD contig Implemented in UI, not working Status the monitoring
201.416 CLK2 SYNC-E CLK2	100.709MHz	CLKs: 0,1,2,3	Channel 0 DPLL Mode	Configure	625MHz	Stage 1 625MHz Channel 1	156.25MHz	User-Defined	►156.25MHz	156.25 K_P/N CDR3 Desired: 156.25 K_P/N CDR3	Won't implement initiality • GPIC control of ref mode • IRIG-8 operation • EEEPROM writing
201.416 C clk3 SYNC-E CLK3			Synthesizer	Contigure	625MHz	Stage 2 937.5MHz	156.25MHz		►156.25MHz	Desired: 156.25 FCLKII/CORE_RE	Configurations * JTAG Interface OTP Debug Solution Finder
			Synthesizer Channel 3 DPLL Mode	Configure		Channel 2	156.25MHz		► 156.25MHz CORE_RE	Desired: 158.25 FCLK2/COREREF	Execution Log (name) Execution Log (count) Execution Log (time)
		CLKs: 0,1,2,3	Channel 4	Configure	644.5312MHz	Stage 3 n/a Channel 3		06 nQ6 07 nQ7	- off	Desired:	

Figure 10. Timing Commander GUI with a Settings File Opened



 In order to connect the board with Timing Commander (PC), click the button (red circle) at the up-right corner of the GUI to set up the communication protocols (see Figure 10). After I2C and one-byte addressing are selected, click OK to close the window (see Figure 11).



Figure 11. Setting I2C for Connecting the Board with GUI

6. Click on the chip symbol at the upper-right corner of the GUI window to initiate the connection. The connection is valid when a green band appears at the upper-right corner of the window, as shown in Figure 12.

Firmware Utility	Implemented: Configure APLL & Input xtal Configure inputs (div, type, invert, etc)
Generate EEPROM Hex Desired: Desired: Desired: 156.25MHz 156.25 User-Defined REFCLK_P/N CDR1	Configure inputs (div, type, invert, etc) Configure channels, inc input priorities Configure DCO frequencies Enter desired output frequencies Configure outputs (div, type, vdd, etc) I2C read/write to attached chip Update firmware SYNC pulse Fhase adjustment Support for Combo Mode

Figure 12. A Green Band Appears when a Valid Connection is Made

7. If ClockMatrix device's firmware, or firmware loaded from EEPROM, has a different version from that in the Personality file, a firmware version mismatch warning message will appear (see Figure 13). Click "Close" button to close the message window and a connection is made.



Figure 13. Firmware Version Mismatch Warning Message

8. Once the connection is made, the firmware version can be read within the GUI. Click the "Firmware Utility" button to bring up the Firmware Utility window, as shown in Figure 14.



Figure 14. Reading Firmware Version

9. Within the Firmware Utility window, click the "Get Firmware Version" button to read the firmware version.



Figure 15. Read Firmware Version of ClockMatrix Chip



In the case where the firmware version mismatches each other, a firmware upgrade is necessary to update the device's firmware. To update the device's firmware, complete the Firmware Version Update steps in Appendix
 A: How to Upgrade the Firmware.

2.2.1 Using Aardvark to Connect to Timing Commander

Timing Commander also allows the use of Aardvark to connect to it, as opposed to the FTDI device. Currently, only I2C is accessible using the Aardvark to use the GUI to connect to the device. To connect to the device using the Aardvark with the GUI, refer to the following steps and Figure 16.

- 1. Press the Connection Settings button in red at the top right.
- 2. Set the "Connection Interface" to Aardvark.
- 3. Set the "I2C Slave Address" (left-shifted). 58 -> B0, 5B -> B6
- 4. Check the box for "Pullups Enabled"
- 5. Press the Connect to the Chip button in green at the top right.

	1
Registers	
0.152MHz Configure GPIOs Configure Output TDC Configure Serial Firmware Utility Generate bin file for PTP HW Clock (PHC) driver	
Power Estimate Configure Input TDC EEPROM Utility	
Connection Settings Cancel OK If output muxes, ide the desired	
isable the solution rinder Disable Solution Finder	
Connection Interface Aardvark	
Port 0 (2237-880700) Refresh	
I2C Slave Address B0,B6 enable: Desired:	
Address Type One Byte Addresses	
Pullups Enabled Pollups Enable: Desired: Off	
nel 2 enable: C	

Figure 16. Connection Settings Window

2.3 Output Terminations and Rework to Take 1PPS Input

All outputs are terminated with a 100Ω resistor across the output pair. This is the recommended termination regardless of the Voffset and Vswing settings. Since the outputs are DC-coupled, they will support a 1PPS output without any need for rework.

Note: When connecting the outputs to measurement equipment, use a DC-block to ensure that the output operates at its intended Voffset; otherwise, the equipment may load the output down and cause degraded performance.

The following rework must be implemented in order to support a 1PPS input clock. All input clocks for the evaluation board are AC-coupled and terminated as in




Figure 17. Input Clock's AC-Coupling and Terminations

For a 1PPS input, a single-ended input with DC-coupling is recommended. As such, the populated AC-coupling capacitor must be removed and the input must be configured as LVCMOS, not differential. In Figure 17, to make CLK0 supportive of 1PPS input, first configure CLK0 as LVCMOS in Timing Commander (see Figure 18)




Figure 18. Configuring CLK0 as CMOS to Receive a 1PPS Input

Once in LVCMOS mode, CLK0_P and CLK0_N will be two separate LVCMOS inputs instead of a differential pair. To make CLK0_P receive a 1PPS input, replace C881 with a 0Ω resistor, while at the same time, remove R765 and R770.



3. Schematics

Schematic diagrams are located at the rear of the document.

4. Ordering Information

Part Number	Description
8A34044-EVK	8A3xxxx 72QFN Evaluation Kit

5. Revision History

Revision	Date	Description
1.02	Feb 15, 2023	Added sections 1.6, 1.7, and 2.2.1.
1.01	Apr 26, 2022	Added updated Schematics.Reformatted to the latest template.
1.00	Feb 14, 2019	Initial release



Appendix A: How to Upgrade the Firmware

Upload Firmware to the RAM

- 1. Connect to the EVB.
- 2. Power up the EVB with no EEPROM present. This ensures the firmware is 4.0.2.7017.
- 3. The GUI will indicate that the firmware on the chip does not match the GUI firmware. Press "Close".



4. Open the "Firmware Utility" window.



5. Update the Firmware first. Press "Update RAM to Current FW Only".

Firmware Utility	
Firmware supported by personality: pipeline: 13403	
Get Firmware Version Reset Board	
Update RAM	
Update RAM to Current FW Only	
Update KAM to Current FW Only	
EEPROM Type: 24x1025 -	
Write Firmware to EEPROM Only	
Verify Firmware on EEPROM Only	
Erase EEPROM Firmware	



6. In the next dialog window, press "Yes" and wait approximately 3-4 minutes.



7. Once the FW updates, a dialog window will indicate a successful update. Click "Close".



8. Press "Get Firmware Version" to verify that the RAM was updated correctly. When verified, click "Close".

	Firmware Utility
	Firmware supported by personality: pipeline: 13403
	Get Firmware Version Reset Board
י דס כ	Update RAM
	Update RAM to Current FW Only
	EEPROM Type: 24x1025 -
	Close
Ei	rmware version: 4.6.0.13403.103467



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.