

Introduction

The evaluation board is designed to help the customer evaluate the 9FGV1005 device. When the board is connected to a PC running IDT [Timing Commander™](#) software through USB, the device can be configured and programmed to generate different combinations of frequencies.

Board Overview

Use [Figure 1](#) and [Table 1](#) to identify: power supply jacks, USB connector, input and output frequency SMA connectors.

Figure 1. Evaluation Board Overview




Table 1. Evaluation Board Pins and Functions

Label Number	Name	On-board Connector Label	Function
1	I ² C Interface Connector	J2	Alternative I ² C interface connector for Aardvark. IDT Timing Commander can also use Aardvark.
2	USB Connector	J6	Connect this USB to your PC to run IDT Timing Commander. The board can be powered from the USB port.
3	Output Power Supply Jack	J3	Connect to 1.8V, 2.5V or 3.3V for the output voltage of the device.
4	Core Power Supply Jack	J4	Connect to 1.8V, 2.5V or 3.3V for the core voltage of the device.
5	Ground Jack	J5	Connect to ground of power supply.
6	Differential Output 0	S3 and S4	Can be a differential pair, or two single-ended outputs. Available logic types: LVCMOS, LVDS and LP-HCSL.
7	Differential Output 1	S7 and S10	Can be a differential pair, or two single-ended outputs. Available logic types: LVCMOS, LVDS and LP-HCSL.
8	Power Supply Voltage Selector	E1, E2, E3	VDD_REFP1, VDDO_0, VDDO_1, four-way headers used to select a power supply voltage. Connect the center pin to one of the 4 surrounding pins to select a voltage or a source.
9	Power Supply Voltage Selector	E4	VDDA0, four-way headers used to select a power supply voltage. Connect the center pin to one of the 4 surrounding pins to select a voltage or a source.
10	Reference Output 0	S1	Reference or buffered output from the crystal.
11	SEL_I2C#	JP3	I ² C bus enable access registers. OTP bank CFG0 used to initialize RAM configuration registers.
12	SCL, SDA/SEL0, SEL1	JP1, JP2	OTP bank CFG used to initialize RAM configuration registers.

Board Power Supply

The evaluation board uses jumpers E1–E4 to set the power supply voltages for various V_{DD} pins. The 4-way jumpers can select 3 different voltages from regulators that use power from the USB port. Selection #2 is the jack for connecting a bench power supply.

E1: Power supply for the REF outputs. The E1 voltage also determines the LVCMOS output levels of the REF0 and REF1 outputs.

E2: Power supply for the OUT0 output driver.

E3: Power supply for the OUT1 output driver.

E4: Power supply for the analog (V_{DDA}) and digital (V_{DDD}) core V_{DD} pins.

See *9FGV1005 Evaluation Board Schematics* (Figure 4–Figure 7) for detailed information.

Interfacing with a Computer to Run Timing Commander

As shown in [Figure 2](#), jumpers JP1 and JP2 are installed to use the FTDI chip U6 for connecting to the computer with the USB port J6. The U6 chip translates USB to I²C.

When using Aardvark, remove jumpers JP1 and JP2 and connect the Aardvark to connector J2. Default I²C device address for the 9FGV1005 is 0x68.

Miscellaneous interfaces can connect to J2 pin 1 for the Serial Clock and to J2 pin 3 for the Serial Data signal. J2 pin 2 can be used as ground, but any other ground pin will also work.

When OTP in the 9FGV1005 devices is burned with multiple configurations, JP1 and JP2 can be applied in JP3 position respectively. Connect JP3 (SEL_I2C#) to VDD0 and power-up the 9FGV1005 in Hardware Select mode and SEL0/1. This enables changing between 4 configurations.

Figure 2. Connecting to a Computer via USB Port J6




On-board Crystal

A 25MHz crystal is installed on the board and is used as the reference frequency. The board can also be modified to insert an external reference clock into the XIN pin using SMA connector S11. When using an external reference clock, additional components need to be assembled and the crystal needs to be removed.

Output Terminations





Each differential output has a pair of SMA connectors to connect to a 50Ω coax. It is recommended to combine the two signals using a balun or splitter/combiner device when measuring jitter or phase noise. The circuit at the SMA connectors is shown in [Figure 3](#).

Figure 3. SMA Connectors Circuit



The circuit is designed for maximum flexibility when testing all possible logic types. Default assembly uses a 0.1 μ F capacitor in place of R14 and R16, and the short across R14 and R16 is cut. No other devices are assembled. This simple AC-coupled configuration allows for testing phase noise and jitter of all possible logic types. The circuit can be modified for custom tests. TP3 is a position to place a differential FET probe.

Operating Instructions

1. Set all jumpers for power supply choices (E1–E4), interface choices (JP1 and JP2), and set the U2 switches.
2. Connect an interface: USB or I²C.
3. In the case of an I²C interface, also connect external power supply to jacks J3, J4 and J5.
4. Start Timing Commander for either USB or Aardvark.
 - a. Start new configuration or load TCS file for existing configuration.
 - b. Choose PhiClock personality.
 - c. For Aardvark, click  to select Aardvark “Connection Interface”.
 - d. For a new configuration, prepare all settings.
 - e. Click  to connect to the 9FGV1005 device. Top right should turn green. 
 - f. Click  to write all settings to the 9FGV1005 device.
 - g. It should now be possible to measure clocks on outputs.
 - h. While connected, each change to the settings will be written to the 9FGV1005 immediately and can be observed at the clock outputs.

Schematics

Figure 4. 9FGV1005 Evaluation Board Schematic – page 1





Figure 5. 9FGV1005 Evaluation Board Schematic - page 2



Title	EVB 9FGV1005 REV A
Sub	Document Number
Rev	Rev 1
Date	Thursday, December 22, 2016
Sheet	2 of 4

Figure 6. 9FGV1005 Evaluation Board Schematic - page 3





Figure 7. 9FGV1005 Evaluation Board Schematic - page 4



Title	EVB 9FGV1005 REV A
Size	Document Number
Date	Thursday, December 22, 2016
Sheet	4 of 4
Rev	1

Ordering Information

Orderable Part Number	Description
EVK9FGV1005	Evaluation board with all differential outputs AC coupled.

Revision History

Revision Date	Description of Change
February 28, 2018	Updated numbering and labeling in <i>Evaluation Board Pins and Functions</i> table and <i>Evaluation Board Overview</i> diagram.
November 28, 2017	Initial release.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01 Jan 2024)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit www.renesas.com/contact-us/.