# RENESAS

**Board Contents** 

# QCIOT-ISL3173POCZ PMOD

The QCIOT-ISL3173POCZ board enables the usage of the ISL3173 for RS485 communications. The board provides a standard PMOD<sup>™</sup> Type 3 connection to plug into the MCU evaluation kit.

The QCIOT-ISL3173POCZ features a configurable interface that can be used in Half or Full Duplex mode. With its standard connector and software support, the QCIOT-ISL3173POCZ is ideal for Renesas' Quick-Connect IoT to rapidly create an IoT system.

QCIOT-ISL3173POCZ Evaluation Board

#### Features

- Configurable half and full duplex modes with jumpers
- Flow control support
- Configurable termination resistors
- High speed RS485 enables long distance communications
- Differential interface for noise immunity
- PMOD type 3 interface for easy connectivity



Figure 1. QCIOT-ISL3173POCZ PMOD Board



# Contents

1.	1. Functional Description						
	1.1	Setup	and Configuration	3			
		1.1.1	Software Installation	3			
		1.1.2	Kit Hardware Connections	4			
2.	Boa	rd Desig	gn	5			
	2.1	Schem	natic Diagram	6			
	2.2	Bill of I	Materials (BOM)	7			
	2.3 Board Layout						
3.	Soft	ware De	əsign	9			
	3.1	Projec	t Code Structure	9			
4.	Boa	rd Testi	ng	10			
	4.1	Progra	amming the Board	10			
	4.2	Check	king the Output in the Serial Terminal	12			
5.	Orde	ering Inf	formation	13			
6.	Revi	sion His	story	13			

# Figures

Figure 1. QCIOT-ISL3173POCZ PMOD Board	1
Figure 2. QCIOT-ISL3173POCZ PMOD Board Block Diagram	3
Figure 3. QCIOT-ISL3173POCZ PMOD Board with EK-RA2E1 MCU Kit	5
Figure 4. QCIOT-ISL3173POCZ PMOD Board Image (Top)	5
Figure 5. QCIOT-ISL3173POCZ PMOD Board Image (Bottom)	6
Figure 6. QCIOT- ISL3173POCZ PMOD Board Schematic	6
Figure 7. Top Overlay	8
Figure 8. Top Layer	8
Figure 9. Layer 2 (GND)	8
Figure 10. Layer 3 (Signal)	8
Figure 11. Bottom Layer	8
Figure 12. Bottom Overlay	8
Figure 13. Project Code Structure	9
Figure 14. Stacks Configuration – Hal Common	9
Figure 15. Debug Configurations Window	10
Figure 16. Starting the Debug Operation	11
Figure 17. Code Debugging	11
Figure 18. Serial Terminal Window – Output Information	12

# 1. Functional Description

The QCIOT-ISL3173POCZ functions as a connectivity building block to create a custom system solution. The inherent benefits of RS-485 are coupled with the ease of use and configurability of this board to create a highly functional solution. This board is compatible with any evaluation kit with a Type 3 PMOD connector.

Figure 2 highlights the main parts of the system:



Figure 2. QCIOT-ISL3173POCZ PMOD Board Block Diagram

### 1.1 Setup and Configuration

Required or recommended user equipment:

- Renesas Evaluation Board: EK-RA2E1
- USB micro-B cable (provided with EK board)
- PC running Windows 10 or 11 with at least two USB ports
- USB-RS485 cable
- RS-485 USB converter plug into laptop

Required or recommended software:

- Renesas Flexible Software Package (FSP) v5.4.0 platform installation
  - Renesas <u>e2 studio</u> 2024-04 or later
  - FSP v5.4.0 or later
- GCC Arm Embedded 10.3.1.20210824 or later
- Sample code files (available on the Renesas <u>webpage</u> for this device)
- Serial port terminal software such as puTTy or Tera Term

#### 1.1.1 Software Installation

Download the latest version of the <u>e2 studio</u> installer.

#### 1.1.2 Kit Hardware Connections

See Figure 3 and use the following steps to set up the kit.

- 1. Ensure that the MCU development kit supports a Type 3 or Type 3A PMOD connector.
  - a. For EK-RA2E1, PMOD2 connector is available.
- 2. Install J2 jumper to apply power to the board.
- 3. Install J4 jumper on the first and last nodes to apply termination resistors.
- 4. The J5 connector configures between half and full duplex mode.
  - a. To use full duplex, disconnect the jumpers.

Note: Full duplex is used for this application.

- b. To use half duplex, install both of the jumpers on J5.
- 5. Plug in the QCIOT-ISL3173POCZ board to the top row of the PMOD2 connector of EK-RA2E1. Ensure to align pin 1 on the PMOD board and MCU kit.
- 6. Using the twisted pair cable, connect the following:
  - a. Connect J6 pin1 (Y) on the ISL3173 PMOD board to pin 3 (RXD+) on the RS-485 USB connector. *Note*: The dot next to J6 connector represents pin 1.
  - b. Connect J6 pin2 (Z) on the ISL3173 PMOD board to pin 4 (RXD-) on the RS-485 USB connector.
  - c. Connect J3 pin1 (A) on the ISL3173 PMOD board to pin 1 (TXD+) on the RS-485 USB connector.
  - d. Connect J3 pin2 (B) on the ISL3173 PMOD board to pin 2 (TXD-) on the RS-485 USB connector.
- 7. Connect the EK-RA2E1 board to the computer with USB Micro-B cable.
- 8. The device is now ready to be used in the system. For board testing, see section 4.



Figure 3. QCIOT-ISL3173POCZ PMOD Board with EK-RA2E1 MCU Kit

## 2. Board Design



Figure 4. QCIOT-ISL3173POCZ PMOD Board Image (Top)



Figure 5. QCIOT-ISL3173POCZ PMOD Board Image (Bottom)

## 2.1 Schematic Diagram



Figure 6. QCIOT- ISL3173POCZ PMOD Board Schematic

# 2.2 Bill of Materials (BOM)

QTY	Reference Designator	Description	Value	PCB Footprint	Manufacturer Part Number
1	C1	Capacitor, 1µF, 25V, SM	1µF	CAPC1005X06N	TMK105BJ105KV-F
1	C2	Capacitor, 0.1µF, 25V, SM	0.1µF	CAPC1005X06N	TMK105B7104KVHF
1	C3	Capacitor, 10µF, 10V, SM	10µF	CAPC1608X10N	GRM188R61A106KE69D
1	FOOT1	Foot, Rubber, Self-adhesive, Black, 6.4mm diameter, 2.1mm tall		FD_ML_1R27	BS25BL07X30RP
1	J1	Connector, 1×6, 0.1", PMOD, Header, Right Angle, Unshrouded		HWN_M20- 9960645_PMOD	M20-9960645
2	J2, J4	Jumper, 1×2, 0.1" Pitch	JP, 1X2, 0.1"	SLN_HDR1X2	PBC02SAAN
2	J3, J6	Connector, 1×2, 2.54mm, RA, Terminal Block, TH	1725656	PHX_MPT0,5/2-2,54	1725656
1	J5	Jumper, 2×2, 0.1" Pitch	JP, 2X2, 0.1"	SLN_HDR2X2	PBC36DAAN
4	JMP2, JMP4, JMP5A, JMP5B	Post Shunt; 2; 3; 1000; Phosphor Bronze; Gold over Nickel; Open Top; Black	881545-2	881545-2-Footprint-1	881545-2
2	R1, R2	Resistor, 10ohms, 1/3W, 1%, High Power, SM	10R	RESC1608X06HPN	CRCW060310R0FKEAHP
1	R4	Resistor, 120ohms, 1/4W, 1%, SM	120R	RESC3216X07N	RK73H2BTTD1200F
1	U1	Transceiver, RS-485/RS-422, Full Duplex, SM	ISL3173EIBZ	SOIC127P600X175-14N	ISL3173EIBZ

### 2.3 Board Layout



Figure 7. Top Overlay



Figure 9. Layer 2 (GND)



Figure 11. Bottom Layer



Figure 8. Top Layer



Figure 10. Layer 3 (Signal)



Figure 12. Bottom Overlay

# 3. Software Design

The following sections describe the software implementation for the QCIOT-ISL3173POCZ PMOD board based on the Renesas RA Family's Flexible Software Package (FSP). This includes the project's code structure, the system's software modules, and the main system flow.

### 3.1 Project Code Structure

The Quick Connect project is designed to be a highly modular solution that can be easily configured independently of other modules (if required) or ported to other end applications. Figure 13 shows the project's code structure in e2 studio.



Figure 13. Project Code Structure

Stacks Configuration				Generate Project Content
Threads New Thread Remove	HAL/Common Stacks		🛃 New Stack	Extend Stack > 🔝 Remove
g_ioport I/O Port (r_ioport) g_uart0 UART (r_sci_uart)	g_ioport I/O Port (r_ioport)	g_uart0 UART (r_sci_uart)		sensor_delay Timer, General PWM (r_gpt)
sensor_delay Timer, General PWM (r_gpt)	(1)			
		Add DTC Driver for Transmission [Recommended but optional]	Add DTC Driver for Reception [Not recommended]	
Objects 🔊 New Object > 🙀 Remove				





# 4. Board Testing

### 4.1 **Programming the Board**

- 1. Open the sample project code in Renesas e2 studio IDE.
- 2. From the Menu bar, select  $Run \rightarrow Debug$  Configurations (see Figure 15).

ISL3173POCZ - QCIOT_009_RS485_EKRA2E1/configu	ration.xml - e <sup>2</sup> studio											- 0 ×
File Edit Source Refactor Navigate Search P	Project Renesas Views	Run	Renesas Al Window Help									
■ 8 • % • Ø ♥ ▼   8   ≅ 2 #	<b>⊱ • 9⊾ •</b> ] ⊠ π		Renesas Debug Tools	>							۹ 🖻	睑 C/C++
Project Explorer 🗙 🔚 🛱 🍞 🖇 📟 🗖	德 [QCIOT_009_R ×	0	Run	Ctrl+F11	.c 💽 r_sci_uart.c	hal_data.c	h r_uart	api.h 🕒 r_sci_uart.h	hal_entry.c	»» <sub>5</sub>	- 0	🗄 Outli × 🗖 🗖
✓ 2 QCIOT_009_RS485_EKRA2E1	Stacks Configur	稿	Debug	F11						0		
> 💒 Binaries	Stacks configur		Run History	>	-				Gen	erate Project	t Content	There is no active
> Di includes	Threads	0	Run As	>	Canal and a second s			D No.	Charles @ David C	G. else		editor that provides an
> 📴 ra_gen	Inreads	Č	Run Configurations		ommon Stacks			Men	Stack > 📥 Extend S	tack > M.		ouume.
✓ 2ª src	✓ 🔐 HAL/Commo				a joport I/O Port	🕀 g uart0 UAR	(r sci uart)		+ sensor delay	Timer.		
> c hal_entry.c	g_ioport i/		Debug History	,	(r_ioport)	3_			General PW	M (r_gpt)		
> isis175_demo.c	+ sensor_del	1F	Debug As	,		0						
> 🔁 Release			Debug Configurations									
> 📂 ra_cfg			Breakpoint Types	>								
> 🗁 script		0	Toggle Breakpoint Ctr	I+Shift+B		Transmission	ertor	Reception [Not				
Linkl.og.log		0	Toggle Line Breakpoint			[Recomment	ded but	recommended]				
QCIOT_009_RS485_EKRA2E1 Debug.jlink		19	Toggle Watchpoint			optionalj			_			
ra_cfg.bxt		0	Toggle Method Breakpoint									
> (?) Developer Assistance		0	Skip All Breakpoints									
	Exercise and	3%	Remove All Breakpoints									
	Objects	0	External Tools	>								
		-			_							
					1							
	Summary BSP Clocks	Pin	Interrupts Event Links Stacks C	omponents	•							
	💦 Problems 📮 Cons	ole :	< 🔲 Properties 🌸 Smart Brow	ser 🐺 Sma	rt Manual				🗙 🤑 😚 😫	II 🚮 =		🛃 🖸 🕶 🔂 🖛 🗖
	CDT Build Console [QCI	00_TC	9_RS485_EKRA2E1]									
	Building file:/	ra/1	sp/src/bsp/mcu/all/bsp_reg sp/src/bsp/mcu/all/bsp_rom	register_pro	S.C							^
	Building file:/	ra/1	sp/src/bsp/mcu/all/bsp_sdr	am.c								
	Building file:/	ra/1	sp/src/bsp/mcu/all/bsp_sec sp/src/bsp/mcu/all/bsp_sbr	k.c								
	Building file:/	ra/t	sp/src/bsp/cmsis/Device/RE	NESAS/Sou	irce/startup.c							
	Building file:/	ra/t	oard/ra2e1 ek/board init.c	INESAS/SOL	irce/system.c							
	Building file:/	ra/l	oard/ra2e1_ek/board_leds.c									
	arm-none-eabi-obic	opy	-0 srec "QCIOT 009 RS485 E	KRA2E1.el	f" "QCIOT 009 R548	5 EKRA2E1.srec"						
	arm-none-eabi-size		ormat=berkeley "QCIOT_009	RS485_EKF	A2E1.elf"	-						~
< >	<											>
									1			

Figure 15. Debug Configurations Window

3. Select **QCIOT\_009\_RS485\_EKRA2E1\_Debug** under Renesas GDB Hardware Debugging. Click on the *Debug* button (see Figure 16).

Debug Configurations					
Create, manage, and run configurations					Ť
C/C++ Application C/C++ Remote Application EASE Script GDB Hardware Debugging GDB Simulator Debugging (RH850) Launch Group C Renesas GDB Hardware Debugging C * QCIOT_009_RS485_EKRA2E1 Debug [local] Renesas Simulator Debugging (RX, RL78)	Name: QCIOT_009_RS4	85_EKRA2E1 Debug  r  Startup Commo RA2E1  485_EKRA2E1.elf  fore launching Select Automatically  tings	Variables O Disable auto bu Configure Worksp	Search Project	Browse Browse
Filter matched 9 of 11 items				Revert	Apply
?				Debug	Close

Figure 16. Starting the Debug Operation

#### 4. The code enters debug mode as shown in Figure 17.

		1								
🎋 Debug 🗙 📄 🖻 🖻 🗖	德 [QCIOT_009_R	isl3173_demo.c	🖻 startup.c 🗙 💽 main.c	r_sci_uart.c	lentry.c »	<b>8</b> • •	(x)= V 🙆 B	🔤 D 🔂 P	👫 E 📲 E 🗙 🐕	P 🚺 🗖 🗖
Image: The start of the s	Image: Second	<pre>id Hill3_demo. * Exported globa void Reset Man void Reset Man void Verault * rCustare verau spr_strong_Lass /* Initialize systemint(); * while (1) { /* Inifini } /* Inifini</pre>	<pre>[d] startup.c X [d] main.c ]l variables (to be access variables and functions[] dier(void); sandler(void); cuting here out of reset. _GAP void Reset_imandler ( system using BSP. */ application. */ te Loop. */</pre>	Lé rscluanc ed by other files Main stack point void)	<pre></pre>	dy.	(** V * 8 Type ** T ** T ** T ** T ** T	TO IGP A	ing E e e E x k k k k k k k k k k k k k k k k k k	P i i C Data
	Console X III R GCIOT_009_R543_EKRA GDB5erver Target po Unable to read th Starting target c Unable to read th Console to read the Console to read the C	<pre>} * Default except BSP_SECTION_FLASH egisters * Search * AZEI Debug fenerais GG endian wer from emulator onnection e connected device onnection status - OK status - OK elect, writing to g to address \$xX000 nt set at address</pre>	ion handler.[] _GAP void Default_Handler Problems	(void) e R Smart Browser 3] t specified). ata fffffffdoef	Renesss Debug Virtue Fff Fff Fff Fff Fff Fff Ff Ff Ff Ff Ff F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F F	> al Console [	< Project Sa Memory	ved Templates		, , , , , , , , , , , , , , , , , , ,
Surnended					Writable	Smart	ncert	2.4 :		-
Juspended					TITUDE	Smarth	- and the second s	2		0

Figure 17. Code Debugging

5. Press the F8 function key or click on the resume [] icon to run the demo code.



#### 4.2 Checking the Output in the Serial Terminal

1. Open the serial terminal using the following settings:

Baud Rate	115200
Data bits	8
Stop bits	1
Parity	none
Flow control	none

2. When the serial terminal window is opened, press 't' on the keyboard to see the data packet "ISL3173 TEST COMPLETED #" sent by the PMOD ISL3173POCZ board.



Figure 18. Serial Terminal Window – Output Information

# 5. Ordering Information

Orderable Part Number	Description
QCIOT-ISL3173POCZ	ISL3173 PMOD Board

# 6. Revision History

Revision	Date	Description
1.00	Oct 8, 2024	Initial release.

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.