

RL78/L12

User's Manual: Hardware

16-Bit Single-Chip Microcontrollers

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (http://www.renesas.com).

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (Max.) and VIH (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (Max.) and VIH (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not quaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

How to Use This Manual

Readers

This manual is intended for user engineers who wish to understand the functions of the RL78/L12 and design and develop application systems and programs for these devices. The target products are as follows.

32-pin: R5F10RBx (x = 8, A, C)
44-pin: R5F10RFx (x = 8, A, C)

• 48-pin: R5F10RGx (x = 8, A, C)

• 52-pin: R5F10RJx (x = 8, A, C)

• 64-pin: R5F10RLx (x = A, C)

Purpose

This manual is intended to give users an understanding of the functions described in the **Organization** below.

Organization

The RL78/L12 manual is separated into two parts: this manual and the software edition (common to the RL78 family).

RL78/L12 User's Manual Hardware RL78 Family User's Manual Software

- Pin functions
- Internal block functions
- Interrupts
- Other on-chip peripheral functions
- · Electrical specifications

- CPU functions
- Instruction set
- · Explanation of each instruction

How to Read This Manual

It is assumed that the readers of this manual have general knowledge of electrical engineering, logic circuits, and microcontrollers.

- To gain a general understanding of functions:
 - → Read this manual in the order of the CONTENTS. The mark "<R>" shows major revised points. The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.
- How to interpret the register format:
 - → For a bit number enclosed in angle brackets, the bit name is defined as a reserved word in the assembler, and is defined as an sfr variable using the #pragma sfr directive in the compiler.
- To know details of the RL78/L12 Microcontroller instructions:
 - \rightarrow Refer to the separate document RL78 Family User's Manual: Software (R01US0015E).

Conventions Data significance: Higher digits on the left and lower digits on the right

Remark: Supplementary information

Numerical representations: Binary ····××× or ××××B

 $\begin{array}{ll} \text{Decimal} & \cdots \times \times \times \\ \text{Hexadecimal} & \cdots \times \times \times \text{H} \end{array}$

However, preliminary versions are not marked as such.

Documents Related to Devices

Document Name	Document No.
RL78/L12 User's Manual: Hardware	This manual
RL78 Family User's Manual: Software	R01US0015E

Documents Related to Flash Memory Programming

Document Name	Document No.
PG-FP5 Flash Memory Programmer User's Manual	R20UT0008E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

Other Documents

Document Name	Document No.
Renesas MPUs & MCUs RL78 Family	R01CP0003E
Semiconductor Package Mount Manual	R50ZZ0003E
Quality Grades on NEC Semiconductor Devices	C11531E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892E
Semiconductor Reliability Handbook	R51ZZ0001E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

All trademarks and registered trademarks are the property of their respective owners.

EEPROM is a trademark of Renesas Electronics Corporation.

Windows, Windows NT and Windows XP are registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

PC/AT is a trademark of International Business Machines Corporation.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

CONTENTS

CHAP	TER 1 OUTLINE	1
1.1	Features	1
1.2	List of Part Numbers	3
1.3	Pin Configuration (Top View)	6
	1.3.1 32-pin products	6
	1.3.2 44-pin products	8
	1.3.3 48-pin products	11
	1.3.4 52-pin products	14
	1.3.5 64-pin products	17
1.4	Pin Identification	22
1.5	Block Diagram	23
	1.5.1 32-pin products	23
	1.5.2 44-pin products	24
	1.5.3 48-pin products	25
	1.5.4 52-pin products	26
	1.5.5 64-pin products	27
1.6	Outline of Functions	28
	TER 2 PIN FUNCTIONS Port Function	
	2.1.1 32-pin products	31
	2.1.2 44-pin products	33
	2.1.3 48-pin products	35
	2.1.4 52-pin products	37
	2.1.5 64-pin products	39
2.2	Prunctions Other Than Port Pins	41
	2.2.1 Pins for each product (pins other than port pins)	41
	2.2.2 Description of functions	46
2.3	Connection of Unused Pins	48
2.4	Block Diagrams of Pins	50
CHAP	TER 3 CPU ARCHITECTURE	62
3.1	Memory Space	62
	3.1.1 Internal program memory space	67
	3.1.2 Mirror area	70
	3.1.3 Internal data memory space	72
	3.1.4 Special function register (SFR) area	72

3.1.5 Extended special function register (2nd SFR: 2nd Special Function Register) area	72
3.1.6 Data memory addressing	73
3.2 Processor Registers	74
3.2.1 Control registers	74
3.2.2 General-purpose registers	76
3.2.3 ES and CS registers	77
3.2.4 Special function registers (SFRs)	78
3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)	84
3.3 Instruction Address Addressing	91
3.3.1 Relative addressing	91
3.3.2 Immediate addressing	91
3.3.3 Table indirect addressing	92
3.3.4 Register indirect addressing	92
3.4 Addressing for Processing Data Addresses	93
3.4.1 Implied addressing	93
3.4.2 Register addressing	93
3.4.3 Direct addressing	94
3.4.4 Short direct addressing	95
3.4.5 SFR addressing	96
3.4.6 Register indirect addressing	97
3.4.7 Based addressing	98
3.4.8 Based indexed addressing	102
3.4.9 Stack addressing	103
CHAPTER 4 PORT FUNCTIONS	107
4.1 Port Functions	107
4.2 Port Configuration	108
4.2.1 Port 1	109
4.2.2 Port 2	109
4.2.3 Port 3	110
4.2.4 Port 4	110
4.2.5 Port 5	110
4.2.6 Port 6	110
4.2.7 Port 7	110
4.2.8 Port 12	111
4.2.9 Port 13	111
4.2.10 Port 14	111
4.3 Registers Controlling Port Function	112
4.3.1 Port mode registers (PMxx)	115
4.3.2 Port registers (Pxx)	116
4.3.3 Pull-up resistor option registers (PUxx)	117

	4.3.4 Port input mode register (PIM1)	118
	4.3.5 Port output mode register (POM1)	118
	4.3.6 Port mode control registers (PMCxx)	119
	4.3.7 A/D port configuration register (ADPC)	120
	4.3.8 Peripheral I/O redirection register (PIOR)	121
	4.3.9 LCD port function registers 0 to 4 (PFSEG0 to PFSEG4)	122
	4.3.10 LCD input switch control register (ISCLCD)	124
4	4.4 Port Function Operations	125
	4.4.1 Writing to I/O port	125
	4.4.2 Reading from I/O port	125
	4.4.3 Operations on I/O port	125
	4.4.4 Connecting to external device with different potential (1.8 V, 2.5 V, 3 V)	125
	4.4.5 Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers	126
4	4.5 Register Settings When Using Alternate Function	127
	4.5.1 Basic concept when using alternate function	127
	4.5.2 Register settings for alternate function whose output function is not used	128
	4.5.3 Register setting examples for used port and alternate functions	
4	4.6 Cautions When Using Port Function	135
	4.6.1 Cautions on 1-bit manipulation instruction for port register n (Pn)	135
	4.6.2 Notes on specifying the pin settings	136
CHA	PTER 5 CLOCK GENERATOR	137
5	5.1 Functions of Clock Generator	137
5	5.2 Configuration of Clock Generator	139
5	5.3 Registers Controlling Clock Generator	141
	5.3.1 Clock operation mode control register (CMC)	141
	5.3.2 System clock control register (CKC)	144
	5.3.3 Clock operation status control register (CSC)	145
	5.3.4 Oscillation stabilization time counter status register (OSTC)	146
	5.3.5 Oscillation stabilization time select register (OSTS)	148
	5.3.6 Peripheral enable register 0 (PER0)	150
	5.3.7 Subsystem clock supply mode control register (OSMC)	152
	5.3.8 High-speed on-chip oscillator frequency select register (HOCODIV)	153
	5.3.9 High-speed on-chip oscillator trimming register (HIOTRM)	154
5	5.4 System Clock Oscillator	155
	5.4.1 X1 oscillator	155
	5.4.2 XT1 oscillator	155
	5.4.3 High-speed on-chip oscillator	159
	5.4.4 Low-speed on-chip oscillator	159
5	5.5 Clock Generator Operation	160
5	5.6 Controlling Clock	162

	5.6.1 Example of setting high-speed on-chip oscillator	162
	5.6.2 Example of setting X1 oscillation clock	163
	5.6.3 Example of setting XT1 oscillation clock	164
	5.6.4 CPU clock status transition diagram	165
	5.6.5 Condition before changing CPU clock and processing after changing CPU clock	171
	5.6.6 Time required for switchover of CPU clock and system clock	173
	5.6.7 Conditions before clock oscillation is stopped	174
5.7	Resonator and Oscillator Constants	175
CHAPT	ER 6 TIMER ARRAY UNIT	176
6.1	Functions of Timer Array Unit	178
	6.1.1 Independent channel operation function	178
	6.1.2 Simultaneous channel operation function	179
	6.1.3 8-bit timer operation function (channels 1 and 3 only)	181
	6.1.4 LIN-bus supporting function (channel 5 only)	181
6.2	Configuration of Timer Array Unit	182
	6.2.1 Timer count register mn (TCRmn)	187
	6.2.2 Timer data register mn (TDRmn)	189
6.3	Registers Controlling Timer Array Unit	190
	6.3.1 Peripheral enable register 0 (PER0)	191
	6.3.2 Timer clock select register m (TPSm)	192
	6.3.3 Timer mode register mn (TMRmn)	195
	6.3.4 Timer status register mn (TSRmn)	200
	6.3.5 Timer channel enable status register m (TEm)	201
	6.3.6 Timer channel start register m (TSm)	202
	6.3.7 Timer channel stop register m (TTm)	203
	6.3.8 Timer input select register 0 (TIS0)	204
	6.3.9 Timer output select register (TOS)	204
	6.3.10 Timer output enable register m (TOEm)	205
	6.3.11 Timer output register m (TOm)	206
	6.3.12 Timer output level register m (TOLm)	207
	6.3.13 Timer output mode register m (TOMm)	208
	6.3.14 Input switch control register (ISC)	209
	6.3.15 Noise filter enable register 1 (NFEN1)	210
	6.3.16 Port mode registers 1, 3 to 5, 14 (PM1, PM3 to PM5, PM14)	212
6.4	Basic Rules of Timer Array Unit	214
	6.4.1 Basic rules of simultaneous channel operation function	214
	6.4.2 Basic rules of 8-bit timer operation function (channels 1 and 3 only)	216
6.5	Operation of Counter	217
	6.5.1 Count clock (f _{TCLK})	217
	6.5.2 Start timing of counter	219

	6.5.3 Operation of counter	220
6.6	Channel Output (TOmn pin) Control	225
	6.6.1 TOmn pin output circuit configuration	225
	6.6.2 TOmn pin output setting	226
	6.6.3 Cautions on channel output operation	227
	6.6.4 Collective manipulation of TOmn bit	231
	6.6.5 Timer interrupt and TOmn pin output at operation start	232
6.7	Timer Input (TImn) Control	233
	6.7.1 Tlmn input circuit configuration	233
	6.7.2 Noise filter	233
	6.7.3 Cautions on channel input operation	234
6.8	Independent Channel Operation Function of Timer Array Unit	235
	6.8.1 Operation as interval timer/square wave output	235
	6.8.2 Operation as external event counter	241
	6.8.3 Operation as frequency divider (channel 0 only)	246
	6.8.4 Operation as input pulse interval measurement	250
	6.8.5 Operation as input signal high-/low-level width measurement	254
	6.8.6 Operation as delay counter	258
6.9	Simultaneous Channel Operation Function of Timer Array Unit	263
	6.9.1 Operation as one-shot pulse output function	263
	6.9.2 Operation as PWM function	270
	6.9.3 Operation as multiple PWM output function	277
	6.9.4 Remote control output function	285
CHAP	TER 7 REAL-TIME CLOCK	288
7.1	Functions of Real-time Clock	288
7.2	Configuration of Real-time Clock	288
7.3	Registers Controlling Real-time Clock	290
	7.3.1 Peripheral enable register 0 (PER0)	291
	7.3.2 Subsystem clock supply mode control register (OSMC)	292
	7.3.3 Real-time clock control register 0 (RTCC0)	293
	7.3.4 Real-time clock control register 1 (RTCC1)	294
	7.3.5 Second count register (SEC)	296
	7.3.6 Minute count register (MIN)	296
	7.3.7 Hour count register (HOUR)	297
	7.3.8 Day count register (DAY)	299
	7.3.9 Week count register (WEEK)	300
	7.3.10 Month count register (MONTH)	301
	7.3.11 Year count register (YEAR)	301
	7.3.12 Watch error correction register (SUBCUD)	302
	7.3.13 Alarm minute register (ALARMWM)	303

7.3.14 Alarm hour register (ALARMWH)	303
7.3.15 Alarm week register (ALARMWW)	303
7.3.16 Port mode register 3 (PM3)	304
7.3.17 Port register 3 (P3)	304
7.4 Real-time Clock Operation	305
7.4.1 Starting operation of real-time clock	305
7.4.2 Shifting to HALT/STOP mode after starting operation	306
7.4.3 Reading/writing real-time clock	307
7.4.4 Setting alarm of real-time clock	311
7.4.5 1 Hz output of real-time clock	312
7.4.6 Example of watch error correction of real-time clock	313
CHAPTER 8 12-BIT INTERVAL TIMER	318
8.1 Functions of 12-bit Interval Timer	
8.2 Configuration of 12-bit Interval Timer	318
8.3 Registers Controlling 12-bit Interval Timer	318
8.3.1 Peripheral enable register 0 (PER0)	319
8.3.2 Subsystem clock supply mode control register (OSMC)	
8.3.3 Interval timer control register (ITMC)	
8.4 12-bit Interval Timer Operation	322
8.4.1 12-bit interval timer operation timing	322
8.4.2 Start of count operation and re-enter to HALT/STOP mode after returned from HALT/STOP	
mode	323
CHAPTER 9 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER	324
9.1 Functions of Clock Output/Buzzer Output Controller	324
9.2 Configuration of Clock Output/Buzzer Output Controller	326
9.3 Registers Controlling Clock Output/Buzzer Output Controller	326
9.3.1 Peripheral enable register 0 (PER0)	327
9.3.2 Clock output select registers n (CKSn)	328
9.3.3 Port mode registers 5, 14 (PM5, PM14)	330
9.4 Operations of Clock Output/Buzzer Output Controller	331
9.4.1 Operation as output pin	331
9.5 Cautions of Clock Output/buzzer Output Controller	331
CHAPTER 10 WATCHDOG TIMER	332
10.1 Functions of Watchdog Timer	332
10.2 Configuration of Watchdog Timer	333
10.3 Register Controlling Watchdog Timer	334
10.4 Operation of Watchdoo Timer	225

CHARTER 40 CERIAL ARRAY LINIT	200
11.10 Cautions for A/D Converter	385
11.9 How to Read A/D Converter Characteristics Table	383
11.8 SNOOZE Mode Function	378
11.7.5 Setting up test mode	377
(example for software trigger mode and one-shot conversion mode)	376
11.7.4 Setup when temperature sensor output/internal reference voltage output is sele	cted
11.7.3 Setting up hardware trigger wait mode	375
11.7.2 Setting up hardware trigger no-wait mode	374
11.7.1 Setting up software trigger mode	
11.7 A/D Converter Setup Flowchart	
11.6.6 Hardware trigger wait mode (one-shot conversion mode)	372
11.6.5 Hardware trigger wait mode (sequential conversion mode)	371
11.6.4 Hardware trigger no-wait mode (one-shot conversion mode)	
11.6.3 Hardware trigger no-wait mode (sequential conversion mode)	
11.6.2 Software trigger mode (one-shot conversion mode)	
11.6.1 Software trigger mode (sequential conversion mode)	
11.6 A/D Converter Operation Modes	
11.5 Input Voltage and Conversion Results	
11.4 A/D Converter Conversion Operations	
11.3.11 Registers controlling port function of analog input pins	
11.3.10 A/D test register (ADTES)	
11.3.8 Conversion result comparison upper limit setting register (ADUL)	
11.3.7 Analog input channel specification register (ADS)	
11.3.6 8-bit A/D conversion result register (ADCRH)	
11.3.5 10-bit A/D conversion result register (ADCR)	
11.3.4 A/D converter mode register 2 (ADM2)	
11.3.3 A/D converter mode register 1 (ADM1)	
11.3.2 A/D converter mode register 0 (ADM0)	
11.3.1 Peripheral enable register 0 (PER0)	
11.3 Registers Used in A/D Converter	
11.2 Configuration of A/D Converter	
11.1 Function of A/D Converter	
CHAPTER 11 A/D CONVERTER	341
10.4.4 Solding waterladg linter interval interrupt	
10.4.4 Setting watchdog timer interval interrupt	
10.4.3 Setting window open period of watchdog timer	
10.4.2 Setting overflow time of watchdog timer	
10.4.1 Controlling operation of watchdog timer	335

12.1	Functions of Serial Array Unit	389
	12.1.1 Simplified SPI (CSI00, CSI01)	389
	12.1.2 UART (UART0)	390
12.2	Configuration of Serial Array Unit	391
	12.2.1 Shift register	393
	12.2.2 Lower 9 bits of the serial data register mn (SDRmn)	393
12.3	Registers Controlling Serial Array Unit	395
	12.3.1 Peripheral enable register 0 (PER0)	396
	12.3.2 Serial clock select register m (SPSm)	397
	12.3.3 Serial mode register mn (SMRmn)	398
	12.3.4 Serial communication operation setting register mn (SCRmn)	399
	12.3.5 Higher 7 bits of the serial data register mn (SDRmn)	402
	12.3.6 Serial flag clear trigger register mn (SIRmn)	403
	12.3.7 Serial status register mn (SSRmn)	404
	12.3.8 Serial channel start register m (SSm)	406
	12.3.9 Serial channel stop register m (STm)	407
	12.3.10 Serial channel enable status register m (SEm)	408
	12.3.11 Serial output enable register m (SOEm)	409
	12.3.12 Serial output register m (SOm)	410
	12.3.13 Serial output level register m (SOLm)	411
	12.3.14 Serial standby control register m (SSCm)	412
	12.3.15 Input switch control register (ISC)	413
	12.3.16 Noise filter enable register 0 (NFEN0)	414
	12.3.17 Registers controlling port functions of serial input/output pins	415
12.4	Operation Stop Mode	416
	12.4.1 Stopping the operation by units	416
	12.4.2 Stopping the operation by channels	417
12.5	Operation of Simplified SPI (CSI00, CSI01) Communication	418
	12.5.1 Master transmission	419
	12.5.2 Master reception	429
	12.5.3 Master transmission/reception	438
	12.5.4 Slave transmission	448
	12.5.5 Slave reception	458
	12.5.6 Slave transmission/reception	465
	12.5.7 SNOOZE mode function	475
	12.5.8 Calculating transfer clock frequency	480
	12.5.9 Procedure for processing errors that occurred during Simplified SPI (CSI00, CSI01)	
	communication	482
12.6	Operation of UART (UART0) Communication	483
	12.6.1 UART transmission	484
	42.6.2. HART recention	404

12.6.3 SNOOZE mode function	501
12.6.4 Calculating baud rate	509
12.6.5 Procedure for processing errors that occurred during UART (UART0) communication	513
12.7 LIN Communication Operation	514
12.7.1 LIN transmission	514
12.7.2 LIN reception	517
CHAPTER 13 SERIAL INTERFACE IICA	523
13.1 Functions of Serial Interface IICA	523
13.2 Configuration of Serial Interface IICA	526
13.3 Registers Controlling Serial Interface IICA	529
13.3.1 Peripheral enable register 0 (PER0)	529
13.3.2 IICA control register 00 (IICCTL00)	530
13.3.3 IICA status register 0 (IICS0)	535
13.3.4 IICA flag register 0 (IICF0)	537
13.3.5 IICA control register 01 (IICCTL01)	539
13.3.6 IICA low-level width setting register 0 (IICWL0)	541
13.3.7 IICA high-level width setting register 0 (IICWH0)	541
13.3.8 Port mode register 6 (PM6)	542
13.4 I ² C Bus Mode Functions	543
13.4.1 Pin configuration	543
13.4.2 Setting transfer clock by using IICWL0 and IICWH0 registers	544
13.5 I ² C Bus Definitions and Control Methods	546
13.5.1 Start conditions	546
13.5.2 Addresses	547
13.5.3 Transfer direction specification	547
13.5.4 Acknowledge (ACK)	548
13.5.5 Stop condition	549
13.5.6 Clock stretching	550
13.5.7 Canceling clock stretching	552
13.5.8 Interrupt request (INTIICA0) generation timing and clock stretching control	553
13.5.9 Address match detection method	554
13.5.10 Error detection	554
13.5.11 Extension code	554
13.5.12 Arbitration	555
13.5.13 Wakeup function	557
13.5.14 Communication reservation	560
13.5.15 Cautions	564
13.5.16 Communication operations	565
13.5.17 Timing of I ² C interrupt request (INTIICA0) occurrence	572
13.6 Timing Charts	593

CH	IAPTE	R 14 LCD CONTROLLER/DRIVER	608
	14.1	Functions of LCD Controller/Driver	610
	14.2	Configuration of LCD Controller/Driver	613
	14.3	Registers Controlling LCD Controller/Driver	615
		14.3.1 Peripheral enable register 0 (PER0)	616
		14.3.2 LCD mode register 0 (LCDM0)	617
		14.3.3 LCD mode register 1 (LCDM1)	619
		14.3.4 Subsystem clock supply mode control register (OSMC)	621
		14.3.5 LCD clock control register 0 (LCDC0)	622
		14.3.6 LCD boost level control register (VLCD)	624
		14.3.7 LCD input switch control register (ISCLCD)	625
		14.3.8 LCD port function registers 0 to 4 (PFSEG0 to PFSEG4)	627
		14.3.9 Port mode registers 1, 3 to 7, 12, 14 (PM1, PM3 to PM7, PM12, PM14)	631
	14.4	LCD Display Data Registers	632
	14.5	Selection of LCD Display Register	634
		14.5.1 A-pattern area and B-pattern area data display	635
		14.5.2 Blinking display (Alternately displaying A-pattern and B-pattern area data)	635
	14.6	Setting the LCD Controller/Driver	636
	14.7	Operation Stop Procedure	639
	14.8	Supplying LCD Drive Voltages V _{L1} , V _{L2} , V _{L3} , and V _{L4}	640
		14.8.1 External resistance division method	640
		14.8.2 Internal voltage boosting method	641
		14.8.3 Capacitor split method	642
	14.9	Common and Segment Signals	643
		14.9.1 Normal liquid crystal waveform	
	14.10	Display Modes	651
		14.10.1 Static display example	651
		14.10.2 Two-time-slice display example	654
		14.10.3 Three-time-slice display example	657
		14.10.4 Four-time-slice display example	661
		14.10.5 Eight-time-slice display example	665
CH	IAPTE	R 15 MULTIPLIER AND DIVIDER/MULTIPLY-ACCUMULATOR	669
	15.1	Functions of Multiplier and Divider/Multiply-Accumulator	669
	15.2	Configuration of Multiplier and Divider/Multiply-Accumulator	669
		15.2.1 Multiplication/division data register A (MDAH, MDAL)	671
		15.2.2 Multiplication/division data register B (MDBL, MDBH)	672
		15.2.3 Multiplication/division data register C (MDCL, MDCH)	673
	15.3	Register Controlling Multiplier and Divider/Multiply-Accumulator	675
		15.3.1 Multiplication/division control register (MDLIC)	675

15.4 O	perations of Multiplier and Divider/Multiply-Accumulator	677
1	5.4.1 Multiplication (unsigned) operation	677
1	5.4.2 Multiplication (signed) operation	678
1	5.4.3 Multiply-accumulation (unsigned) operation	679
1	5.4.4 Multiply-accumulation (signed) operation	681
1	5.4.5 Division operation	683
CHAPTER	16 DMA CONTROLLER	685
16.1 Fu	unctions of DMA Controller	685
16.2 C	onfiguration of DMA Controller	686
1	6.2.1 DMA SFR address register n (DSAn)	686
1	6.2.2 DMA RAM address register n (DRAn)	687
1	6.2.3 DMA byte count register n (DBCn)	688
16.3 R	egisters Controlling DMA Controller	689
1	6.3.1 DMA mode control register n (DMCn)	689
1	6.3.2 DMA operation control register n (DRCn)	691
16.4 O	peration of DMA Controller	692
1	6.4.1 Operation procedure	692
1	6.4.2 Transfer mode	693
1	6.4.3 Termination of DMA transfer	693
16.5 Ex	xample of Setting of DMA Controller	694
1	6.5.1 Simplified SPI (CSI) consecutive transmission	694
1	6.5.2 Consecutive capturing of A/D conversion results	696
1	6.5.3 UART consecutive reception + ACK transmission	698
1	6.5.4 Holding DMA transfer pending by DWAITn bit	699
1	6.5.5 Forced termination by software	700
16.6 Ca	autions on Using DMA Controller	702
CHAPTER	17 INTERRUPT FUNCTIONS	704
17.1 ln	terrupt Function Types	704
17.2 In	terrupt Sources and Configuration	704
17.3 R	egisters Controlling Interrupt Functions	710
1	7.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L)	713
1	7.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L)	715
1	7.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR10L, PR10H,	
	PR11L, PR11H, PR12L)	716
1	7.3.4 External interrupt rising edge enable register (EGP0), external interrupt falling edge enable	
	register (EGN0)	718
1	7.3.5 Program status word (PSW)	719
17.4 ln	terrupt Servicing Operations	720
1	7 4 1 Maskable interrupt request acknowledgment	720

17.4.2 Software interrupt request acknowledgment	723
17.4.3 Multiple interrupt servicing	723
17.4.4 Interrupt request hold	727
CHAPTER 18 KEY INTERRUPT FUNCTION	728
18.1 Functions of Key Interrupt	728
18.2 Configuration of Key Interrupt	729
18.3 Register Controlling Key Interrupt	730
18.3.1 Key return control register (KRCTL)	
18.3.2 Key return mode register 0 (KRM0)	731
18.3.3 Key return flag register (KRF)	731
18.3.4 Port mode registers 1, 3, 7, 14 (PM1, PM3, PM7, PM14)	732
18.4 Key Interrupt Operation	733
18.4.1 When not using the key interrupt flag (KRMD = 0)	
18.4.2 When using the key interrupt flag (KRMD = 1)	734
CHAPTER 19 STANDBY FUNCTION	736
19.1 Standby Function and Configuration	736
19.1.1 Standby function	736
19.2 Registers Controlling Standby Function	737
19.3 Standby Function Operation	737
19.3.1 HALT mode	737
19.3.2 STOP mode	742
19.3.3 SNOOZE mode	747
CHAPTER 20 RESET FUNCTION	750
20.1 Timing of Reset Operation	752
20.2 States of Operation During Reset Periods	754
20.3 Register for Confirming Reset Source	756
20.3.1 Reset control flag register (RESF)	756
CHAPTER 21 POWER-ON-RESET CIRCUIT	759
21.1 Functions of Power-on-reset Circuit	759
21.2 Configuration of Power-on-reset Circuit	760
21.3 Operation of Power-on-reset Circuit	760
CHAPTER 22 VOLTAGE DETECTOR	764
22.1 Functions of Voltage Detector	764
22.2 Configuration of Voltage Detector	765
22.3 Pagistars Controlling Voltage Detector	765

22.3.1 Voltage detection register (LVIM)	766
22.3.2 Voltage detection level register (LVIS)	767
22.4 Operation of Voltage Detector	770
22.4.1 When used as reset mode	770
22.4.2 When used as interrupt mode	772
22.4.3 When used as interrupt and reset mode	774
22.5 Cautions for Voltage Detector	780
CHAPTER 23 SAFETY FUNCTIONS	782
23.1 Overview of Safety Functions	782
23.2 Registers Used by Safety Functions	783
23.3 Operation of Safety Functions	783
23.3.1 Flash memory CRC operation function (high-speed CRC)	783
23.3.1.1 Flash memory CRC control register (CRC0CTL)	
23.3.1.2 Flash memory CRC operation result register (PGCRCL)	
23.3.2 CRC operation function (general-purpose CRC)	
23.3.2.1 CRC input register (CRCIN)	
23.3.2.2 CRC data register (CRCD)	
23.3.3 RAM parity error detection function	
23.3.4 RAM guard function	
23.3.4.1 Invalid memory access detection control register (IAWCTL)	
23.3.5 SFR guard function	
23.3.5.1 Invalid memory access detection control register (IAWCTL)	
23.3.6 Invalid memory access detection function	
23.3.6.1 Invalid memory access detection control register (IAWCTL)	
23.3.7 Frequency detection function	795
23.3.7.1 Timer input select register 0 (TIS0)	796
23.3.8 A/D test function	797
23.3.8.1 A/D test register (ADTES)	
23.3.8.2 Analog input channel specification register (ADS)	800
CHAPTER 24 REGULATOR	801
24.1 Regulator Overview	801
CHAPTER 25 OPTION BYTE	802
25.1 Functions of Option Bytes	802
25.1.1 User option byte (000C0H to 000C2H)	802
25.1.2 On-chip debug option byte (000C3H)	803
25.2 Format of User Option Byte	804
25.3 Format of On-chip Debug Option Byte	809
25.4 Setting of Option Byte	810

CHAPTI	ER 26 FLASH MEMORY	811
26.1	Writing to Flash Memory by Using Flash Memory Programmer	813
	26.1.1 Programming environment	
	26.1.2 Communication mode	814
26.2	Writing to Flash Memory by Using External Device (that Incorporates UART)	816
	26.2.1 Programming environment	816
	26.2.2 Communication mode	817
26.3	Connection of Pins on Board	818
	26.3.1 P40/TOOL0 pin	818
	26.3.2 RESET pin	818
	26.3.3 Port pins	819
	26.3.4 REGC pin	819
	26.3.5 X1 and X2 pins	819
	26.3.6 Power supply	
26.4	Serial Programming Method	820
	26.4.1 Serial programming procedure	820
	26.4.2 Flash memory programming mode	
	26.4.3 Selecting communication mode	823
	26.4.4 Communication commands	
26.5	Processing Time for Each Command When Dedicated Flash Memory Programmer	
	Is in Use (Reference Value)	
26.6	Self-Programming	
	26.6.1 Self-programming procedure	
	26.6.2 Flash shield window function	
	Security Settings	
26.8	Data Flash	
	26.8.1 Data flash overview	
	26.8.2 Register controlling data flash memory	
	26.8.2.1 Data flash control register (DFLCTL) 26.8.3 Procedure for accessing data flash memory	
	20.6.5 Procedure for accessing data flash memory	032
CHAPTI	ER 27 ON-CHIP DEBUG FUNCTION	834
27.1	Connecting E1, E2, E2 Lite, E20 On-chip Debugging Emulator	834
27.2	On-Chip Debug Security ID	835
27.3	Securing of User Resources	835
CHAPTI	ER 28 BCD CORRECTION CIRCUIT	837
28.1	BCD Correction Circuit Function	837
28.2	Registers Used by BCD Correction Circuit	837
	28.2.1 BCD correction result register (BCDAD.I)	837

28.3	BCD Correction Circuit Operation	838
CHAPTE	R 29 INSTRUCTION SET	840
29.1	Conventions Used in Operation List	841
	29.1.1 Operand identifiers and specification methods	841
	29.1.2 Description of operation column	842
	29.1.3 Description of flag operation column	843
	29.1.4 PREFIX instruction	843
29.2	Operation List	844
CHAPTE	R 30 ELECTRICAL SPECIFICATIONS (A, G: T _A = -40 to +85°C)	861
30.1	Absolute Maximum Ratings	862
30.2	Oscillator Characteristics	865
	30.2.1 X1, XT1 oscillator characteristics	865
	30.2.2 On-chip oscillator characteristics	865
30.3	DC Characteristics	866
	30.3.1 Pin characteristics	866
	30.3.2 Supply current characteristics	
30.4	AC Characteristics	877
	30.4.1 Basic operation	
30.5	Peripheral Functions Characteristics	881
	30.5.1 Serial array unit	
	30.5.2 Serial interface IICA	
30.6	Analog Characteristics	
	30.6.1 A/D converter characteristics	
	30.6.2 Temperature sensor/internal reference voltage characteristics	908
	30.6.3 POR circuit characteristics	
	30.6.4 LVD circuit characteristics	
	30.6.5 Supply voltage rise time	
30.7	LCD Characteristics	_
	30.7.1 Resistance division method	
	30.7.2 Internal voltage boosting method	
	30.7.3 Capacitor split method	
	RAM Data Retention Characteristics	
	Flash Memory Programming Characteristics	
	Dedicated Flash Memory Programmer Communication (UART)	
30.11	Timing Specifications for Switching Flash Memory Programming Modes	917
CHAPTE	R 31 ELECTRICAL SPECIFICATIONS (G: T _A = -40 to +105°C)	918
31 1	Absolute Maximum Ratings	920

31.2	Oscillator Characteristics	923
	31.2.1 X1, XT1 oscillator characteristics	923
	31.2.2 On-chip oscillator characteristics	923
31.3	DC Characteristics	924
	31.3.1 Pin characteristics	924
	31.3.2 Supply current characteristics	929
31.4	AC Characteristics	935
	31.4.1 Basic operation	935
31.5	Peripheral Functions Characteristics	938
	31.5.1 Serial array unit	938
	31.5.2 Serial interface IICA	953
31.6	Analog Characteristics	955
	31.6.1 A/D converter characteristics	955
	31.6.2 Temperature sensor/internal reference voltage characteristics	959
	31.6.3 POR circuit characteristics	959
	31.6.4 LVD circuit characteristics	960
	31.6.5 Power supply voltage rising slope characteristics	960
31.7	LCD Characteristics	961
	31.7.1 Resistance division method	961
	31.7.2 Internal voltage boosting method	962
	31.7.3 Capacitor split method	964
31.8	RAM Data Retention Characteristics	965
31.9	Flash Memory Programming Characteristics	965
31.1	Dedicated Flash Memory Programmer Communication (UART)	965
31.1	1 Timing Specifications for Switching Flash Memory Programming Modes	966
CHAPTE	ER 32 PACKAGE DRAWINGS	967
32.1	32-pin Products	967
32.2	44-pin Products	969
32.3	48-pin Products	973
32.4	52-pin Products	976
32.5	64-pin Products	978
APPENI	DIX A REVISION HISTORY	985
A.1	Major Revisions in This Edition	985
Δ2	Revision History of Preceding Editions	986

RL78/L12 RENESAS MCU R01UH0330EJ0223 Rev.2.23 Feb 28, 2025

CHAPTER 1 OUTLINE

1.1 Features

Ultra-low power consumption technology

- V_{DD} = single power supply voltage of 1.6 to 5.5 V which can operate a 1.8 V device at a low voltage
- HALT mode
- STOP mode
- SNOOZE mode

RL78 CPU core

- · CISC architecture with 3-stage pipeline
- Minimum instruction execution time: Can be changed from high speed (0.04167 μs: @ 24 MHz operation with high-speed on-chip oscillator) to ultra-low speed (30.5 μs: @ 32.768 kHz operation with subsystem clock)
- · Address space: 1 MB
- General-purpose registers: (8-bit register × 8) × 4 banks
- On-chip RAM: 1 to 1.5 KB

Code flash memory

- · Code flash memory: 8 to 32 KB
- Block size: 1 KB
- · Prohibition of block erase and rewriting (security function)
- On-chip debug function
- Self-programming (with flash shield window function)

Data flash memory

- Data flash memory: 2 KB
- Back ground operation (BGO): Instructions can be executed from the program memory while rewriting the data flash memory.
- Number of rewrites: 1,000,000 times (TYP.)
- Voltage of rewrites: VDD = 1.8 to 5.5 V

High-speed on-chip oscillator

- Select from 24 MHz, 16 MHz, 12 MHz, 8 MHz, 6 MHz, 4 MHz, 3 MHz, 2 MHz, and 1 MHz
- High accuracy: $\pm 1.0 \%$ (V_{DD} = 1.8 to 5.5 V, T_A = -20 to +85°C)

Operating ambient temperature

- T_A = -40 to +85°C (A: Consumer applications)
- T_A = -40 to +105°C (G: Industrial applications)

Power management and reset function

- On-chip power-on-reset (POR) circuit
- . On-chip voltage detector (LVD) (Select interrupt and reset from 14 levels)



DMA (Direct Memory Access) controller

- 2 channels
- Number of clocks during transfer between 8/16-bit SFR and internal RAM: 2 clocks

Multiplier and divider/multiply-accumulator

- 16 bits × 16 bits = 32 bits (Unsigned or signed)
- 32 bits ÷ 32 bits = 32 bits (Unsigned)
- 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed)

LCD controller/driver (internal voltage boosting method (44-, 48-, 52-, 64-pin products only), capacitor split method, and external resistance division method are switchable)

- Number of segment signal output: 39 (35) Note to 13
- Number of common signal output: 4 (8) Note

Note () indicates the number of signal output pins when 8 com is used.

Serial interface

- Simplified SPI (CSI Note1): 2 channels
- UART/UART (LIN-bus supported): 1 channel
- I²C/Simplified I²C communication: 1 channel

Timer

- 16-bit timer: 8 channels (remote control output function is only available in the 44-, 48-, 52-, and 64-pin products.)
- 12-bit interval timer: 1 channel
- Real-time clock: 1 channel (calendar for 99 years, alarm function, and clock correction function)
- Watchdog timer: 1 channel (operable with the dedicated low-speed on-chip oscillator)

A/D converter

- 8/10-bit resolution A/D converter (VDD = 1.6 to 5.5 V)
- · Analog input: 4 to 10 channels
- Internal reference voltage (1.45 V) and temperature sensor Note 2

I/O port

- I/O port: 20 to 47 (N-ch open drain I/O [EVDD withstand voltage]: 2)
- · Can be set to N-ch open drain, TTL input buffer, and on-chip pull-up resistor
- Different potential interface: Can connect to a 1.8/2.5/3 V device
- · On-chip key interrupt function
- · On-chip clock output/buzzer output controller

Others

- · On-chip BCD (binary-coded decimal) correction circuit
- Notes 1. Although the CSI function is generally called SPI, it is also called CSI in this product, so it is referred to as such in this manual
 - 2. Can be selected only in HS (high-speed main) mode

Remark The functions mounted depend on the product. See **1.6 Outline of Functions**.



O ROM, RAM capacities

Flash ROM	Data flash	RAM	RL78/L12							
			32 pins	pins 44 pins 48 pins		52 pins	64 pins			
32 KB	2 KB	1.5 KB ^{Note}	R5F10RBC	R5F10RFC	R5F10RGC	R5F10RJC	R5F10RLC			
16 KB	2 KB	1 KB ^{Note}	R5F10RBA	R5F10RFA	R5F10RGA	R5F10RJA	R5F10RLA			
8KB	2 KB	1 KB ^{Note}	R5F10RB8	R5F10RF8	R5F10RG8	R5F10RJ8	_			

Note In the case of the 1 KB, and 1.5 KB, this is 630 bytes when the self-programming function and data flash function is used. (For details, see CHAPTER 3 CPU ARCHITECTURE)

Remark The functions mounted depend on the product. See 1.6 Outline of Functions.

1.2 List of Part Numbers

Figure 1-1. Part Number, Memory Size, and Package of RL78/L12




Table 1-1. List of Ordering Part Number (1/2)

		Data Flash	Fields of Application Note	Ordering Part Numb		
Pin count	Package			Part Number	Packaging specification	RENESAS Code
32	32-pin plastic LQFP	Mounted	Α	R5F10RB8AFP, R5F10RBAAFP,	#V0, #X0, #30	PLQP0032GB-A
pins	(7 × 7 mm, 0.8 mm pitch)			R5F10RBCAFP	#10, #50, #70	PLQP0032GB-A
						PLQP0032GE-A
			G	R5F10RB8GFP, R5F10RBAGFP,	#V0, #X0, #30	PLQP0032GB-A
				R5F10RBCGFP	#10, #50, #70	PLQP0032GB-A
						PLQP0032GE-A
44	44-pin plastic LQFP	Mounted	Α	R5F10RF8AFP, R5F10RFAAFP,	#V0, #X0	PLQP0044GC-A
pins	$(10 \times 10 \text{ mm}, 0.8 \text{ mm pitch})$			R5F10RFCAFP	#10, #50, #70	PLQP0044GC-A
						PLQP0044GC-D
						PLQP0044GE-A
						PLQP0044GF-A
					#30	PLQP0044GC-A
						PLQP0044GC-D
			G	R5F10RF8GFP, R5F10RFAGFP,	#V0, #X0	PLQP0044GC-A
				R5F10RFCGFP	#10, #50, #70	PLQP0044GC-A
						PLQP0044GC-D
						PLQP0044GE-A
						PLQP0044GF-A
					#30	PLQP0044GC-A
						PLQP0044GC-D
48	48-pin plastic LFQFP	Mounted	Α	R5F10RG8AFB, R5F10RGAAFB,	#V0, #X0	PLQP0048KF-A
pins	(7 × 7 mm, 0.5 mm pitch)			R5F10RGCAFB	#10, #50, #70	PLQP0048KB-B
						PLQP0048KL-A
					#30	PLQP0048KB-B
			G	R5F10RG8GFB, R5F10RGAGFB,	#V0, #X0	PLQP0048KF-A
				R5F10RGCGFB	#10, #50, #70	PLQP0048KB-B
						PLQP0048KL-A
					#30	PLQP0048KB-B
52	52-pin plastic LQFP	Mounted	Α	R5F10RJ8AFA, R5F10RJAAFA,	#V0, #X0	PLQP0052JA-A
pins	(10 × 10 mm, 0.65 mm			R5F10RJCAFA	#10, #30, #50,	PLQP0052JA-A
	pitch)				#70	PLQP0052JD-B
			G	R5F10RJ8GFA, R5F10RJAGFA,	#V0, #X0	PLQP0052JA-A
				R5F10RJCGFA	#10, #30, #50,	PLQP0052JA-A
					#70	PLQP0052JD-B

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/L12.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.







<R>

<R>

Table 1-1. List of Ordering Part Number (2/2)

Din		Dete	Fields of	Ordering Part Numl		
Pin count	Package	Data Flash	Application Note	Part Number	Packaging specification	RENESAS Code
64	64-pin plastic HWQFN	Mounted	Α	R5F10RLAANB,	#U0, #W0	PWQN0064LA-A
pins	(8 × 8 mm, 0.4 mm pitch)			R5F10RLCANB	#00, #20, #40, #60	PWQN0064LB-A
			G	R5F10RLAGNB,	#U0, #W0	PWQN0064LA-A
				R5F10RLCGNB	#00, #20, #40, #60	PWQN0064LB-A
	64-pin plastic LFQFP	Mounted	A G	R5F10RLAAFB, R5F10RLCAFB	#V0, #X0	PLQP0064KF-A
	(10 × 10 mm, 0.5 mm pitch)				#10, #50, #70	PLQP0064KB-C
						PLQP0064KL-A
					#30	PLQP0064KB-C
				R5F10RLAGFB,	#V0, #X0	PLQP0064KF-A
				R5F10RLCGFB	#10, #50, #70	PLQP0064KB-C
						PLQP0064KL-A
					#30	PLQP0064KB-C
	64-pin plastic LQFP	Mounted	Α	R5F10RLAAFA, R5F10RLCAFA	#V0, #X0	PLQP0064JA-A
	$(12 \times 12 \text{ mm}, 0.65 \text{ mm pitch})$				#10, #30, #50,	PLQP0064JA-A
					#70	PLQP0064JB-A
			G	R5F10RLAGFA,	#V0, #X0	PLQP0064JA-A
				R5F10RLCGFA	#10, #30, #50,	PLQP0064JA-A
					#70	PLQP0064JB-A

Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/L12.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.

1.3 Pin Configuration (Top View)

1.3.1 32-pin products

• 32-pin plastic LQFP (7 × 7)




Table 1-2. Alternate function of 32-pin products (1/2)

Pin No.	I/O	depnd	Analog	НМІ			Timer		Communications Interface	
32LQFP	Digital port	Power supply, system, clock, d	A/D converter	Interrupt function	Key Interrupt function	LCD controller/driver	Timer array unit	Real-time clock	Serial array unit	Serial interface IICA
1	P40	TOOL0								
2		RESET								
3	P137			INTP0						
4	P122	X2/EXCLK								

Table 1-2. Alternate function of 32-pin products (2/2)

Pin No.	I/O	- Bnqa	Analog	НМІ			Timer		Communications Interface	
32LQFP	Digital port	Power supply, system, clock, debug	A/D converter	Interrupt function	Key Interrupt function	LCD controller/driver	Timer array unit	Real-time clock	Serial array unit	Serial interface IICA
5	P121	X1								
6		REGC								
7		V_{SS}								
8		V_{DD}								
9	P60					SEG21				SCLA0
10	P61					SEG20				SDAA0
11	P127					CAPH				
12	P126					CAPL				
13						V _{L1}				
14						V_{L2}				
15						V _{L4}				
16	P30					SEG19	TI01/TO01			
17	P17					SEG6	TI02/TO02		SO01	
18	P16			INTP2		SEG5			SI01	
19	P15			INTP1		SEG4			SCK01	
20						SEG0				
21						СОМЗ				
22						COM2				
23						COM1				
24						СОМО				
25	P21		ANI1/AV _{REFM}							
26	P20		ANI0/AV _{REFP}							
27	P14		ANI19			SEG32				
28	P13		ANI18			SEG31	TI00			
29	P12	TOOLTxD			KR0	SEG30	(TI02)/(TO02)		SO00/TxD0	
30	P11	TOOLRxD		(INTP2)	KR1	SEG29			SI00/RxD0	
31	P10			(INTP1)	KR2	SEG28	TI07/TO07		SCK00	
32	P140	PCLBUZ0			KR3	SEG27	TO00			

Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR).

1.3.2 44-pin products

• 44-pin plastic LQFP (10 × 10)




Table 1-3. Alternate function of 44-pin products (1/3)

Pin No.	I/O	bnde	Analog	НМІ	НМІ				Communications Interface	
44LQFP	Digital port	Power supply, system, clock, debug	A/D converter	Interrupt function	Key Interrupt function	LCD controller/driver	Timer array unit	Real-time clock	Serial array unit	Serial interface IICA
1	P120		ANI17			SEG25				
2	P40	TOOL0								
3		RESET								
4	P124	XT2/EXCLKS								
5	P123	XT1								

Table 1-3. Alternate function of 44-pin products (2/3)

Pin No.	I/O	6png	Analog	НМІ			Timer		Communications Interface	
44LQFP	Digital port	Power supply, system, clock, debug	A/D converter	Interrupt function	Key Interrupt function	LCD controller/driver	Timer array unit	Real-time clock	Serial array unit	Serial interface IICA
6	P137			INTP0						
7	P122	X2/EXCLK								
8	P121	X1								
9		REGC								
10		V _{SS}								
11		V_{DD}								
12	P60					SEG21				SCLA0
13	P61					SEG20				SDAA0
14	P127					САРН				
15	P126					CAPL				
16						V _{L1}				
17						V _{L2}				
18						V_{L4}				
19	P125					V _{L3}				
20	P30					SEG19	TI01/TO01			
21	P31			INTP3		SEG18		RTC1HZ		
22	P32			INTP4		SEG17	TI03/TO03			
23	P17					SEG6	TI02/TO02		SO01	
24	P16			INTP2		SEG5			SI01	
25	P15			INTP1		SEG4			SCK01	
26						COM7/SEG3				
27						COM6/SEG2				
28						COM5/SEG1				
29						COM4/SEG0				
30						СОМЗ				
31						COM2				
32						COM1				
33						СОМО				

Table 1-3. Alternate function of 44-pin products (3/3)

Pin No.	I/O	epnd	Analog	НМІ			Timer		Communications Interface	
44LQFP	Digital port	Power supply, system, clock, debug	A/D converter	Interrupt function	Key Interrupt function	LCD controller/driver	Timer array unit	Real-time clock	Serial array unit	Serial interface IICA
34	P21		ANI1/AV _{REFM}							
35	P20		ANI0/AV _{REFP}							
36	P143		ANI21			SEG34				
37	P142		ANI20			SEG33				
38	P14		ANI19			SEG32				
39	P13		ANI18			SEG31				
40	P12	TOOLTxD			KR0	SEG30	(TI02)/(TO02)		SO00/TxD0	
41	P11	TOOLRxD		(INTP2)	KR1	SEG29			SI00/RxD0	
42	P10			(INTP1)	KR2	SEG28	TI07/TO07		SCK00	
43	P140	PCLBUZ0			KR3	SEG27	TO00			
44	P141	PCLBUZ1				SEG26	T100			

Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR).

1.3.3 48-pin products

• 48-pin plastic LFQFP (fine pitch) (7 × 7)




Table 1-4. Alternate function of 48-pin products (1/3)

	Table 1-4. Alternate function of 46-pin products (1/3)									
Pin No.	I/O	bnqap	Analog	HMI			Timer		Communications Interface	
48LFQFP	Digital port	Power supply, system, clock, d	A/D converter	Interrupt function	Key Interrupt function	LCD controller/driver	Timer array unit	Real-time clock	Serial array unit	Serial interface IICA
1	P120		ANI17			SEG25				
2	P41		ANI16			SEG24	TI04/TO04			
3	P40	TOOL0								

Table 1-4. Alternate function of 48-pin products (2/3)

No. Photo No. No.						ate iui	iction of 40-p	in products (2	13)		
	Pin	I/O		Analog	НМІ			Timer		Communications	
	No.		bnq.							Interface	
5 P124 XTZJEXCLKS Image: Control of the control of t	48LFQFP	Digital port	Power supply, system, clock, de	A/D converter	Interrupt function	Key Interrupt function	LCD controller/driver	Timer array unit	Real-time clock	Serial array unit	Serial interface IICA
6 P123 XT1 INTPO INTPO<	4		RESET								
P197	5	P124	XT2/EXCLKS								
8 P122 X2/EXCLK Image: Control of the	6	P123	XT1								
P121 X1	7	P137			INTP0						
No	8	P122	X2/EXCLK								
1	9	P121	X1								
12	10		REGC								
SEG21 SEG20 SCLA0 SDAA0 SPAA0 SEG20 SDAA0 SDAA0 SPAA0 SPAA00 SPAA00 SPAA0 SPAA00	11		V _{SS}								
14 P61 P127 P127 P128 P128 P129 P12	12		V _{DD}								
15 P127	13	P60					SEG21				SCLA0
CAPL	14	P61					SEG20				SDAA0
17 18 18 18 19 19 19 19 19	15	P127					CAPH				
18	16	P126					CAPL				
19	17						V _{L1}				
P125	18						V _{L2}				
P30	19						V_{L4}				
22 P31	20	P125					V_{L3}				
23 P32 INTP4 KR1 SEG17 TI03/TO03 24 P70 KR0 SEG16 25 P50 (PCLBUZ0) INTP5 SEG7 26 P17 SEG6 TI02/TO02 SO01 27 P16 INTP2 SEG5 SI01 28 P15 INTP1 SEG4 SCK01 29 COM7/SEG3 30 COM6/SEG2 31 COM5/SEG1	21	P30				KR3	SEG19	TI01/TO01			
24 P70 KR0 SEG16 SEG7 SEG7 SEG7 SEG16 SEG7 SEG16	22	P31			INTP3	KR2	SEG18		RTC1HZ		
25 P50 (PCLBUZ0) INTP5 SEG7 SEG6 TI02/TO02 SO01 26 P17 SEG6 TI02/TO02 SO01 27 P16 INTP2 SEG5 SI01 28 P15 INTP1 SEG4 SCK01 29 COM7/SEG3 COM6/SEG2 SOM6/SEG2 31 COM5/SEG1 COM5/SEG1	23	P32			INTP4	KR1	SEG17	TI03/TO03			
26 P17 SEG6 TI02/TO02 SO01 27 P16 INTP2 SEG5 SI01 28 P15 INTP1 SEG4 SCK01 29 COM7/SEG3 COM6/SEG2 30 COM5/SEG1 COM5/SEG1	24	P70				KR0	SEG16				
27 P16 INTP2 SEG5 SI01 28 P15 INTP1 SEG4 SCK01 29 COM7/SEG3 COM6/SEG2 30 COM6/SEG1 COM5/SEG1	25	P50	(PCLBUZ0)		INTP5		SEG7				
28 P15 INTP1 SEG4 SCK01 29 COM7/SEG3 COM6/SEG2 30 COM6/SEG2 COM5/SEG1	26	P17					SEG6	TI02/TO02		SO01	
29 COM7/SEG3 30 COM6/SEG2 31 COM5/SEG1	27	P16			INTP2		SEG5			SI01	
30 COM6/SEG2 COM5/SEG1	28	P15			INTP1		SEG4			SCK01	
31 COM5/SEG1	29						COM7/SEG3				
	30						COM6/SEG2				
32 COM4/SEG0	31						COM5/SEG1				
	32						COM4/SEG0				

Table 1-4. Alternate function of 48-pin products (3/3)

Pin No.	I/O	ס	Analog	НМІ			Timer	,	Communications Interface	
140.		lebu							Interface	
48LFQFP	Digital port	Power supply, system, clock, debug	A/D converter	Interrupt function	Key Interrupt function	LCD controller/driver	Timer array unit	Real-time clock	Serial array unit	Serial interface IICA
33						СОМ3				
34						COM2				
35						COM1				
36						СОМ0				
37	P21		ANI1/AV _{REFM}							
38	P20		ANI0/AV _{REFP}							
39	P144		ANI22			SEG35				
40	P143		ANI21			SEG34				
41	P142		ANI20			SEG33				
42	P14		ANI19			SEG32				
43	P13		ANI18			SEG31				
44	P12	TOOLTxD				SEG30	(TI02)/(TO02)		SO00/TxD0	
45	P11	TOOLRxD		(INTP2)		SEG29			SI00/RxD0	
46	P10			(INTP1)		SEG28	TI07/TO07		SCK00	
47	P140	PCLBUZ0				SEG27	TO00			
48	P141	PCLBUZ1				SEG26	TI00			

Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR).

1.3.4 52-pin products

• 52-pin plastic LQFP (10 × 10)




Table 1-5. Alternate function of 52-pin products (1/3)

Pin No.	I/O	gngep	Analog	НМІ			Timer		Communications Interface	
52LQFP	Digital port	Power supply, system, clock, d	A/D converter	Interrupt function	Key Interrupt function	LCD controller/driver	Timer array unit	Real-time clock	Serial array unit	Serial interface IICA
1	P120		ANI17			SEG25				
2	P41		ANI16			SEG24	TI04/TO04			

Table 1-5. Alternate function of 52-pin products (2/3)

Pin No.	I/O	b nq o	Analog	НМІ			Timer		Communications Interface	:
52LQFP	Digital port	Power supply, system, clock, debug	A/D converter	Interrupt function	Key Interrupt function	LCD controller/driver	Timer array unit	Real-time clock	Serial array unit	Serial interface IICA
3	P42					SEG23	TI05/TO05			
4	P40	TOOL0								
5		RESET								
6	P124	XT2/EXCLKS								
7	P123	XT1								
8	P137			INTP0						
9	P122	X2/EXCLK								
10	P121	X1								
11		REGC								
12		V _{SS}								
13		V _{DD}								
14	P60					SEG21				SCLA0
15	P61					SEG20				SDAA0
16	P127					CAPH				
17	P126					CAPL				
18						V _{L1}				
19						V _{L2}				
20						V _{L4}				
21	P125					V _{L3}				
22	P30				KR3	SEG19	TI01/TO01			
23	P31			INTP3	KR2	SEG18		RTC1HZ		
24	P32			INTP4		SEG17	TI03/TO03			
25	P70				KR0	SEG16				
26	P71				KR1	SEG15				
27	P51					SEG8	TI06/TO06			
28	P50	(PCLBUZ0)		INTP5		SEG7				
29	P17					SEG6	TI02/TO02		SO01	
30	P16			INTP2		SEG5			SI01	

Table 1-5. Alternate function of 52-pin products (3/3)

Pin No.	I/O	6 png	Analog	НМІ			Timer		Communications Interface	
52LQFP	Digital port	Power supply, system, clock, debug	A/D converter	Interrupt function	Key Interrupt function	LCD controller/driver	Timer array unit	Real-time clock	Serial array unit	Serial interface IICA
31	P15			INTP1		SEG4			SCK01	
32						COM7/SEG3				
33						COM6/SEG2				
34						COM5/SEG1				
35						COM4/SEG0				
36						СОМЗ				
37						COM2				
38						COM1				
39						СОМО				
40	P21		ANI1/AV _{REFM}							
41	P20		ANI0/AV _{REFP}							
42	P145		ANI23			SEG36				
43	P144		ANI22			SEG35				
44	P143		ANI21			SEG34				
45	P142		ANI20			SEG33				
46	P14		ANI19			SEG32				
47	P13		ANI18			SEG31				
48	P12	TOOLTxD				SEG30	(TI02)/(TO02)		SO00/TxD0	
49	P11	TOOLRxD		(INTP2)		SEG29			SI00/RxD0	
50	P10			(INTP1)		SEG28	TI07/TO07		SCK00	
51	P140	PCLBUZ0				SEG27	TO00			
52	P141	PCLBUZ1				SEG26	TI00			


Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR).

1.3.5 64-pin products

• 64-pin plastic HWQFN (8 × 8)



- 64-pin plastic LFQFP (fine pitch) (10 × 10)
- 64-pin plastic LQFP (12 × 12)




Table 1-6. Alternate function of 64-pin products (1/3)

Pin No.	I/O		Analog	НМІ			Timer		Communications I	Communications Interface	
64HWQFN, 64LFQFP, 64LQFP	Digital port	Power supply, system, clock, debug	A/D converter	Interrupt function	Key Interrupt function	LCD controller/driver	Timer array unit	Real-time clock	Serial array unit	Serial interface IICA	
1	P120		ANI17			SEG25					
2	P41		ANI16			SEG24	TI04/TO04				
3	P42					SEG23	TI05/TO05				
4	P43			INTP7		SEG22					
5	P40	TOOL0									
6		RESET									
7	P124	XT2/EXCLKS									
8	P123	XT1									
9	P137			INTP0							
10	P122	X2/EXCLK									
11	P121	X1									
12		REGC									
13		V _{SS}									
14		EV _{SS}									
15		V_{DD}									
16		EV _{DD}									
17	P60					SEG21				SCLA0	
18	P61					SEG20				SDAA0	
19	P127					CAPH					
20	P126					CAPL					
21						V _{L1}					
22						V _{L2}					
23						V_{L4}					
24	P125					V _{L3}					
25	P30					SEG19	TI01/TO01				
26	P31			INTP3		SEG18		RTC1HZ			
27	P32			INTP4		SEG17	TI03/TO03				
28	P70				KR0	SEG16					

Table 1-6. Alternate function of 64-pin products (2/3)

Pin No.	I/O		Analog	НМІ			Timer		Communications I	nterface
64HWQFN, 64LFQFP, 64LQFP	Digital port	Power supply, system, clock, debug	A/D converter	Interrupt function	Key Interrupt function	LCD controller/driver	Timer array unit	Real-time clock	Serial array unit	Serial interface IICA
29	P71				KR1	SEG15				
30	P72				KR2	SEG14				
31	P73				KR3	SEG13				
32	P74					SEG12				
33	P54			(INTP2)		SEG11	(TI02)/(TO02)			
34	P53			(INTP1)		SEG10	TI07/TO07			
35	P52			INTP6		SEG9				
36	P51					SEG8	TI06/TO06			
37	P50	(PCLBUZ0)		INTP5		SEG7				
38	P17					SEG6	TI02/TO02		SO01	
39	P16			INTP2		SEG5			SI01	
40	P15			INTP1		SEG4			SCK01	
41						COM7/SEG3				
42						COM6/SEG2				
43						COM5/SEG1				
44						COM4/SEG0				
45						СОМЗ				
46						COM2				
47						COM1				
48						СОМО				
49	P21		ANI1/AV _{REFM}							
50	P20		ANI0/AV _{REFP}							
51	P130									
52	P147					SEG38				
53	P146					SEG37				
54	P145		ANI23			SEG36				
55	P144		ANI22			SEG35				
56	P143		ANI21			SEG34				

Table 1-6. Alternate function of 64-pin products (3/3)

Pin No.	I/O		Analog	НМІ			Timer		Communications I	nterface
64HWQFN, 64LFQFP, 64LQFP	Digital port	Power supply, system, dock, debug	A/D converter	Interrupt function	Key Interrupt function	LCD controller/driver	Timer array unit	Real-time clock	Serial array unit	Serial interface IICA
57	P142		ANI20			SEG33				
58	P14		ANI19			SEG32				
59	P13		ANI18			SEG31				
60	P12	TOOLTxD				SEG30			SO00/TxD0	
61	P11	TOOLRxD				SEG29			SI00/RxD0	
62	P10					SEG28			SCK00	
63	P140	PCLBUZ0		(INTP6)		SEG27	TO00			
64	P141	PCLBUZ1		(INTP7)		SEG26	TI00			

- Cautions 1. Make EVss pin the same potential as Vss pin.
 - 2. Make VDD pin the same potential as EVDD pin.
 - 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).
- Remarks 1. For pin identification, see 1.4 Pin Identification.
 - 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD} pins and connect the V_{SS} and EV_{SS} pins to separate ground lines.
 - 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR).

Output/Buzzer Output

(1 Hz) Output

1.4 Pin Identification

ANI0, ANI1, P130, P137: Port 13
ANI16 to ANI23: Analog Input P140 to P147: Port 14

AVREFM: Analog Reference PCLBUZ0, PCLBUZ1: Programmable Clock

Voltage Minus

AVREFP: Analog Reference REGC: Regulator Capacitance

Voltage Plus RESET: Reset

CAPH, CAPL: Capacitor for LCD RTC1HZ: Real-time Clock Correction Clock

COM0 to COM7,

EV_{DD}: Power Supply for Port RxD0: Receive Data

EVss: Ground for Port SCK00, SCK01: Serial Clock Input/Output

EXCLK: External Clock Input SCLA0: Serial Clock Input/Output

(Main System Clock) SDAA0: Serial Data Input/Output

EXCLKS: External Clock Input SEG0 to SEG38: LCD Segment Output

(Subsystem Clock) SI00, SI01: Serial Data Input

INTP0 to INTP7: Interrupt Request From SO00, SO01: Serial Data Output

Peripheral TI00 to TI07: Timer Input KR0 to KR3: Key Return TO00 to TO07: Timer Output

P10 to P17: Port 1 TOOL0: Data Input/Output for Tool

P20, P21: Port 2 TOOLRxD, TOOLTxD: Data Input/Output for External Device

 P30 to P32:
 Port 3
 TxD0:
 Transmit Data

 P40 to P43:
 Port 4
 V_{DD}:
 Power Supply


 P50 to P54:
 Port 5
 V_{L1} to V_{L4}:
 LCD Power Supply

P60, P61: Port 6 Vss: Ground

P70 to P74: Port 7 X1, X2: Crystal Oscillator (Main System Clock)
P120 to P127: Port 12 XT1, XT2: Crystal Oscillator (Subsystem Clock)


1.5 Block Diagram

1.5.1 32-pin products




Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.5.2 44-pin products




Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.5.3 48-pin products




Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.5.4 52-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.5.5 64-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

1.6 Outline of Functions

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

(1/2)Item 44-pin 48-pin 64-pin 32-pin 52-pin R5F10RBx R5F10RFx R5F10RGx R5F10RJx R5F10RLx Code flash memory (KB) 8 to 32 8 to 32 8 to 32 8 to 32 16, 32 Data flash memory (KB) 2 2 2 1. 1.5 Note 1 1. 1.5 Note 1 1. 1.5 Note 1 1. 1.5 Note 1 1. 1.5^{Note 1} RAM (KB) Memory space 1 MB Main High-speed system clock X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) system HS (high-speed main) operation: 1 to 20 MHz (VDD = 2.7 to 5.5 V), HS (high-speed main) operation: 1 to 16 MHz (V_{DD} = 2.4 to 5.5 V), clock LS (low-speed main) operation: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) operation: 1 to 4 MHz (VDD = 1.6 to 5.5 V) HS (high-speed main) operation: 1 to 24 MHz (VDD = 2.7 to 5.5 V), High-speed on-chip oscillator clock HS (high-speed main) operation: 1 to 16 MHz (V_{DD} = 2.4 to 5.5 V), LS (low-speed main) operation: 1 to 8 MHz (VDD = 1.8 to 5.5 V), LV (low-voltage main) operation: 1 to 4 MHz (V_{DD} = 1.6 to 5.5 V) Subsystem clock XT1 (crystal) oscillation, external subsystem clock input (EXCLKS) 32.768 kHz (TYP.): $V_{DD} = 1.6 \text{ to } 5.5 \text{ V}$ Low-speed on-chip oscillator clock Internal oscillation 15 kHz (TYP.): $V_{DD} = 1.6 \text{ to } 5.5 \text{ V}$ General-purpose register 8 bits \times 32 registers (8 bits \times 8 registers \times 4 banks) Minimum instruction execution time 0.04167 μ s (High-speed on-chip oscillator clock: f_{IH} = 24 MHz operation) 0.05 μ s (High-speed system clock: f_{MX} = 20 MHz operation) 30.5 μ s (Subsystem clock: f_{SUB} = 32.768 kHz operation) Instruction set • Data transfer (8/16 bits) · Adder and subtractor/logical operation (8/16 bits) • Multiplication (8 bits × 8 bits) • Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. Total number of I/O port pins and 28 40 44 48 58 pins dedicated to drive an LCD I/O Total 20 47 29 33 37 port CMOS I/O 15 22 26 30 39 CMOS input 3 5 5 5 5 CMOS output 1 N-ch open-drain I/O 2 2 2 2 2 (EV_{DD} tolerance) Pins dedicated to drive an LCD 8 11 11 11 LCD controller/driver Internal voltage boosting method, capacitor split method, and external resistance division method are switchable 22 (18) Note 2 26 (22) Note 2 30 (26) Note 2 39 (35) Note 2 Segment signal output 13 4 (8) Note 2 Common signal output 4

Notes 1. In the case of the 1 KB, and 1.5 KB, this is 630 bytes when the self-programming function and data flash function is used. (For details, see CHAPTER 3 CPU ARCHITECTURE)

2. The values in parentheses are the number of signal outputs when 8 com is used.

(2/2)

						(2/2			
	Item	32-pin	44-pin	48-pin	52-pin	64-pin			
		R5F10RBx	R5F10RFx	R5F10RGx	R5F10RJx	R5F10RLx			
Timer	16-bit timer	8 channels	8 channels	(with 1 channel r	remote control ou	tput function)			
,	Watchdog timer			1 channel					
1	Real-time clock (RTC)			1 channel					
	12-bit interval timer (IT)	1 channel							
	Timer output	4 channels (PWM outputs: 3 Note 1)	(PWM outputs: (PWM outputs: (PWM outputs:						
	RTC output	_	- 1 • 1 Hz (subsystem clock: fsuв = 32.768 kHz)						
Clock output/b	ouzzer output	1			2				
		(Main system • 256 Hz, 512 32.768 kHz	 2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f_{MAIN} = 20 MHz operation) 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: f_{SUB} = 32.768 kHz operation) 						
8/10-bit resolu	tion A/D converter	4 channels	7 channels	9 channels	10 channels	10 channels			
Serial interface	е	Simplified SP	ମ (CSI): 2 channe	el/UART (LIN-bu	s supported): 1 cl	hannel			
I ² C bus		1 channel	1 channel	1 channel	1 channel	1 channel			
Multiplier and accumulator	divider/multiply-	 16 bits × 16 bits = 32 bits (Unsigned or signed) 32 bits ÷ 32 bits = 32 bits (Unsigned) 16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) 							
DMA controlle	r	2 channels							
Vectored inter	rupt Internal	23	23	23	23	23			
sources	External	4	6	7	7	9			
Key interrupt	1		I	4		l			
Reset		Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution Note 2 Internal reset by RAM parity error Internal reset by illegal-memory access							
Power-on-rese	et circuit	Power-on-reset: 1.51 ±0.04 V Power-down-reset: 1.50 ±0.04 V							
Voltage detect	tor	• Rising edge : 1.67 V to 4.06 V (14 stages) • Falling edge : 1.63 V to 3.98 V (14 stages)							
On-chip debug	g function	Provided							
Power supply	voltage	V _{DD} = 1.6 to 5.5 V							
Operating amb	bient temperature	$T_A = -40 \text{ to } +85$	5 °C						
-									

Notes 1. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves). **(6.9.3 Operation as multiple PWM output function)**

The illegal instruction is generated when instruction code FFH is executed.Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

CHAPTER 2 PIN FUNCTIONS

2.1 Port Function

Pin I/O buffer power supplies depend on the product. The relationship between these power supplies and the pins is shown below.

Table 2-1. Pin I/O Buffer Power Supplies

(1) 32-pin, 44-pin, 48-pin, 52-pin products

Power Supply	Corresponding Pins
V _{DD}	All pins

(2) 64-pin products

Power Supply	Corresponding Pins					
EV _{DD}	Port pins other than P20, P21, P121 to P124, and P137					
V _{DD}	• P20, P21, P121 to P124, and P137					
	• RESET, REGC pin					

Set in each port I/O, buffer, pull-up resistor is also valid for alternate functions.

2.1.1 32-pin products

(1/2)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function				
P10	8-5-7	I/O	Digital input invalid	SCK00/TI07/TO07/ KR2/SEG28/ (INTP1)	Port 1. 8-bit I/O port. Input/output can be specified in 1-bit units.				
P11	8-5-1			SI00/RxD0/ TOOLRxD/KR1/ SEG29/(INTP2)	Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P10, P11, P15, and P16 can be set to TTL				
P12	7-5-7			SO00/TxD0/ TOOLTxD/KR0/ SEG30/(TI02)/(TO02)	input buffer. Output of P10, P12, P15, and P17 can be set to N-ch open-drain output (V _{DD} tolerance). P13 and P14 can be set to analog input Note 1.				
P13	7-10-1		Analog	ANI18/TI00/SEG31	The area of the arising input				
P14			input port	ANI19/SEG32					
P15	8-5-7		Digital input	SCK01/INTP1/SEG4					
P16	8-5-1		invalid	SI01/INTP2/SEG5					
P17	7-5-7			SO01/TI02/TO02/ SEG6					
P20	4-3-1	I/O	Analog	ANIO/AVREFP	Port 2.				
P21			input port	ANI1/AVREFM	2-bit I/O port. Input/output can be specified in 1-bit units. Can be set to analog input Note 2.				
P30	7-5-1	I/O	Digital input invalid	TI01/TO01/SEG19	Port 3. 1-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.				
P40	7-1-1	I/O	Input port	TOOL0	Port 4. 1-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.				

- **Notes 1.** When the each pin is used as input, specify them as either digital or analog in Port mode control register X (PMCX) (This register can be specified in 1-bit unit).
 - 2. Setting digital or analog to each pin can be done in A/D port configuration register (ADPC).

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)**.

(2/2)

					(2/2)
Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P60	12-1-4	I/O	Digital input	SCLA0/SEG21	Port 6.
P61			invalid	SDAA0/SEG20	2-bit I/O port. Input/output can be specified in 1-bit units.
P121	2-2-1	Input	Input port	X1	Port 12.
P122				X2/EXCLK	2-bit I/O port and 2-bit input port.
P126	8-5-2	I/O	Digital input	CAPL	For P126 and P127, input/output can be specified in 1-bit units.
P127			invalid	CAPH	For P126 and P127, use of an on-chip pull-up resistor can be specified by a software setting at input port.
P137	2-1-2	Input	Input port	INTP0	Port 13. 1-bit input port.
P140	7-5-1	I/O	Digital input invalid	TO00/PCLBUZ0/ KR3/SEG27	Port 14. 1-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.

2.1.2 44-pin products

(1/2)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P10	8-5-7	I/O	Digital input invalid	SCK00/TI07/TO07/ KR2/SEG28/ (INTP1)	Port 1. 8-bit I/O port. Input/output can be specified in 1-bit units.
P11	8-5-1			SI00/RxD0/TOOLRxD/ KR1/SEG29/ (INTP2)	Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P10, P11, P15, and P16 can be set to TTL
P12	7-5-7			SO00/TxD0/ TOOLTxD/KR0/ SEG30/ (TI02)/(TO02)	input buffer. Output of P10, P12, P15, and P17 can be set to N-ch open-drain output (V _{DD} tolerance). P13 and P14 can be set to analog input Note 1.
P13	7-10-1		Analog input port	ANI18/SEG31	
P14				ANI19/SEG32	
P15	8-5-7		Digital input	SCK01/INTP1/SEG4	
P16	8-5-1		invalid	SI01/INTP2/SEG5	
P17	7-5-7			SO01/TI02/TO02/SEG6	
P20	4-3-1	I/O	Analog input	ANIO/AVREFP	Port 2.
P21			port	ANI1/AV _{REFM}	2-bit I/O port. Input/output can be specified in 1-bit units. Can be set to analog input Note 2.
P30	7-5-1	I/O	Digital input	TI01/TO01/SEG19	Port 3.
P31			invalid	INTP3/RTC1HZ/ SEG18	3-bit I/O port. Input/output can be specified in 1-bit units.
P32				TI03/TO03/INTP4/ SEG17	Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P40	7-1-1	I/O	Input port	TOOL0	Port 4. 1-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.

Notes 1. When the each pin is used as input, specify them as either digital or analog in Port mode control register X (PMCX) (This register can be specified in 1-bit unit).

2. Setting digital or analog to each pin can be done in A/D port configuration register (ADPC).

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)**.

(2/2)

					(212)
Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P60	12-1-4	I/O	Digital input	SCLA0/SEG21	Port 6.
P61			invalid	SDAA0/SEG20	2-bit I/O port. Input/output can be specified in 1-bit units.
P120	7-10-1	I/O	Analog input port	ANI17/SEG25	Port 12.
P121	2-2-1	Input	Input port	X1	4-bit I/O port and 4-bit input port.
P122				X2/EXCLK	For P120 and P125 to P127, input/output can be specified in 1-bit units.
P123				XT1	For P120 and P125 to P127, use of an on-chip
P124				XT2/EXCLKS	pull-up resistor can be specified by a software
P125	8-5-3	I/O	Digital input	V _{L3}	setting at input port. P120 can be set to analog input ^{Note} .
P126	8-5-2		invalid	CAPL	1 120 can be set to analog input
P127				CAPH	
P137	2-1-2	Input	Input port	INTP0	Port 13. 1-bit input port.
P140	7-5-1	I/O	Digital input invalid	TO00/PCLBUZ0/ KR3/SEG27	Port 14. 4-bit I/O port.
P141				TI00/PCLBUZ1/ SEG26	Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified
P142	7-10-1		Analog input port	ANI20/SEG33	by a software setting at input port. P142 and P143 can be set to analog input Note.
P143				ANI21/SEG34	

Note When the each pin is used as input, specify them as either digital or analog in Port mode control register X (PMCX) (This register can be specified in 1-bit unit).

2.1.3 48-pin products

(1/2)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P10	8-5-7	I/O	Digital input invalid	SCK00/TI07/TO07/ SEG28/ (INTP1)	Port 1. 8-bit I/O port. Input/output can be specified in 1-bit units.
P11	8-5-1			SI00/RxD0/ TOOLRxD/SEG29/ (INTP2)	Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P10, P11, P15, and P16 can be set to TTL
P12	7-5-7			SO00/TxD0/ TOOLTxD/SEG30/ (TI02)/(TO02)	input buffer. Output of P10, P12, P15, and P17 can be set to N-ch open-drain output (Vpd tolerance). P13 and P14 can be set to analog input Note 1.
P13	7-10-1		Analog input	ANI18/SEG31	. To all a tribality of the control
P14			port	ANI19/SEG32	
P15	8-5-7		Digital input	SCK01/INTP1/SEG4	
P16	8-5-1		invalid	SI01/INTP2/SEG5	
P17	7-5-7			SO01/TI02/TO02/SEG6	
P20	4-3-1	I/O	Analog input	ANIO/AVREFP	Port 2.
P21			port	ANI1/AVREFM	2-bit I/O port. Input/output can be specified in 1-bit units. Can be set to analog input Note 2.
P30	7-5-1	I/O	Digital input invalid	TI01/TO01/KR3/ SEG19	Port 3. 3-bit I/O port.
P31				INTP3/RTC1HZ/ KR2/SEG18	Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified
P32				TI03/TO03/INTP4/ KR1/SEG17	by a software setting at input port.
P40	7-1-1	I/O	Input port	TOOL0	Port 4.
P41	7-10-1		Analog input port	ANI16/TI04/TO04/ SEG24	2-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P41 can be set to analog input Note 1.

- Notes 1. When the each pin is used as input, specify them as either digital or analog in Port mode control register X (PMCX) (This register can be specified in 1-bit unit).
 - 2. Setting digital or analog to each pin can be done in A/D port configuration register (ADPC).

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR).

(2/2)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function (2/2)
P50	7-5-1	I/O	Digital input invalid	INTP5/SEG7/ (PCLBUZ0)	Port 5. 1-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P60	12-1-4	I/O	Digital input	SCLA0/SEG21	Port 6.
P61			invalid	SDAA0/SEG20	2-bit I/O port. Input/output can be specified in 1-bit units.
P70	7-5-1	I/O	Digital input invalid	KR0/SEG16	Port 7. 1-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P120	7-10-1	I/O	Analog input port	ANI17/SEG25	Port 12. 4-bit I/O port and 4-bit input port.
P121	2-2-1	Input	Input port	X1	For P120 and P125 to P127, input/output can be
P122			X2/EXCLK	specified in 1-bit units. For P120 and P125 to P127, use of an on-chip pull-up	
P123				XT1	resistor can be specified by a software setting at input
P124				XT2/EXCLKS	port.
P125	8-5-3	I/O	Digital input	V _{L3}	P120 can be set to analog input ^{Note} .
P126	8-5-2		invalid	CAPL	
P127				CAPH	
P137	2-1-2	Input	Input port	INTP0	Port 13. 1-bit input port.
P140	7-5-1	I/O	Digital input invalid	TO00/PCLBUZ0/ SEG27	Port 14. 5-bit I/O port.
P141				TI00/PCLBUZ1/ SEG26	Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by
P142	7-10-1		Analog input	ANI20/SEG33	a software setting at input port. P142 to p144 can be set to analog input ^{Note} .
P143			port	ANI21/SEG34	F
P144				ANI22/SEG35	

Note When the each pin is used as input, specify them as either digital or analog in Port mode control register X (PMCX) (This register can be specified in 1-bit unit).

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)**.

2.1.4 52-pin products

(1/2)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P10	8-5-7	I/O	Digital input invalid	SCK00/ TI07/TO07/SEG28/ (INTP1)	Port 1. 8-bit I/O port. Input/output can be specified in 1-bit units.
P11	8-5-1			SI00/RxD0/ TOOLRxD/SEG29/ (INTP2)	Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P10, P11, P15, and P16 can be set to TTL
P12	7-5-7			SO00/TxD0/ TOOLTxD/SEG30/ (TI02)/(TO02)	input buffer. Output of P10, P12, P15, and P17 can be set to N-ch open-drain output (V _{DD} tolerance). P13 and P14 can be set to analog input Note 1.
P13	7-10-1		Analog input	ANI18/SEG31	. To and the can be seen a analog input
P14			port	ANI19/SEG32	
P15	8-5-7		Digital input	SCK01/INTP1/SEG4	
P16	8-5-1		invalid	SI01/INTP2/SEG5	
P17	7-5-7			SO01/TI02/TO02/ SEG6	
P20	4-3-1	I/O	Analog input	ANI0/AV _{REFP}	Port 2.
P21			port	ANI1/AVREFM	2-bit I/O port. Input/output can be specified in 1-bit units. Can be set to analog input Note 2.
P30	7-5-1	I/O	Digital input invalid	TI01/TO01/KR3/ SEG19	Port 3. 3-bit I/O port.
P31				INTP3/RTC1HZ/ KR2/SEG18	Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified
P32				TI03/TO03/INTP4/ SEG17	by a software setting at input port.
P40	7-1-1	I/O	Input port	TOOL0	Port 4.
P41	7-10-1		Analog input port	ANI16/TI04/TO04/ SEG24	3-bit I/O port. Input/output can be specified in 1-bit units.
P42	7-5-1		Digital input invalid	TI05/TO05/SEG23	Use of an on-chip pull-up resistor can be specified by a software setting at input port. P41 can be set to analog input ^{Note 1} .

Notes 1. When the each pin is used as input, specify them as either digital or analog in Port mode control register X (PMCX) (This register can be specified in 1-bit unit).

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)**.

^{2.} Setting digital or analog to each pin can be done in A/D port configuration register (ADPC).

(2/2)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function	
P50	7-5-1	I/O	Digital input invalid	INTP5/SEG7/ (PCLBUZ0)	Port 5. 2-bit I/O port.	
P51				TI06/TO06/SEG8	Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.	
P60	12-1-4	I/O	Digital input	SCLA0/SEG21	Port 6.	
P61			invalid	SDAA0/SEG20	2-bit I/O port. Input/output can be specified in 1-bit units.	
P70	7-5-1	I/O	Digital input	KR0/SEG16	Port 7.	
P71			invalid	KR1/SEG15	2-bit I/O port. Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.	
P120	7-10-1	I/O	Analog input port	ANI17/SEG25	Port 12. 4-bit I/O port and 4-bit input port.	
P121	2-2-1	Input	Input port	X1	For P120 and P125 to P127, input/output can be specified	
P122		input port			X2/EXCLK	in 1-bit units. For P120 and P125 to P127, use of an on-chip pull-up
P123				XT1	resistor can be specified by a software setting at input port.	
P124				XT2/EXCLKS	P120 can be set to analog input ^{Note} .	
P125	8-5-3	I/O	Digital input	V _{L3}		
P126	8-5-2		invalid	CAPL		
P127				CAPH		
P137	2-1-2	Input	Input port	INTP0	Port 13. 1-bit input port.	
P140	7-5-1	I/O	Digital input invalid	TO00/PCLBUZ0/ SEG27	Port 14. 6-bit I/O port.	
P141				TI00/PCLBUZ1/ SEG26	Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a	
P142	7-10-1		Analog input	ANI20/SEG33	software setting at input port. P142 to P145 can be set to analog input ^{Note} .	
P143			port	ANI21/SEG34		
P144				ANI22/SEG35		
P145				ANI23/SEG36		

When the each pin is used as input, specify them as either digital or analog in Port mode control register X Note (PMCX) (This register can be specified in 1-bit unit).

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR).

2.1.5 64-pin products

(1/2)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P10	8-5-7	I/O	Digital input	SCK00/SEG28	Port 1.
P11	8-5-1		invalid	SI00/RxD0/ TOOLRxD/SEG29	8-bit I/O port. Input/output can be specified in 1-bit units.
P12	7-5-7			SO00/TxD0/ TOOLTxD/SEG30	Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P10, P11, P15, and P16 can be set to TTL
P13	7-10-1		Analog input	ANI18/SEG31	input buffer.
P14			port	ANI19/SEG32	Output of P10, P12, P15, and P17 can be set to N-ch
P15	8-5-7		Digital input invalid	SCK01/INTP1/ SEG4	open-drain output (EV _{DD} tolerance). P13 and P14 can be set to analog input ^{Note 1} .
P16	8-5-1			SI01/INTP2/SEG5	
P17	7-5-7			SO01/TI02/TO02/ SEG6	
P20	4-3-1	I/O	Analog input	ANIO/AVREFP	Port 2.
P21			port	ANI1/AVREFM	2-bit I/O port. Input/output can be specified in 1-bit units. Can be set to analog input Note 2.
P30	7-5-1	I/O	Digital input	TI01/TO01/SEG19	Port 3.
P31			invalid	INTP3/RTC1HZ/ SEG18	3-bit I/O port. Input/output can be specified in 1-bit units.
P32				TI03/TO03/INTP4/ SEG17	Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P40	7-1-1	I/O	Input port	TOOL0	Port 4.
P41	7-10-1		Analog input port	ANI16/TI04/TO04/ SEG24	4-bit I/O port. Input/output can be specified in 1-bit units.
P42	7-5-1		Digital input	TI05/TO05/SEG23	Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P43			invalid	INTP7/SEG22	P41 can be set to analog input Note 1.

Notes 1. When the each pin is used as input, specify them as either digital or analog in Port mode control register X (PMCX) (This register can be specified in 1-bit unit).

2. Setting digital or analog to each pin can be done in A/D port configuration register (ADPC).

(2/2)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	(2/2) Function
P50	7-5-1	I/O	Digital input invalid	INTP5/SEG7/ (PCLBUZ0)	Port 5. 5-bit I/O port.
P51				TI06/TO06/ SEG8	Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a
P52				INTP6/SEG9	software setting at input port.
P53				TI07/TO07/SEG10/ (INTP1)	
P54				SEG11/(TI02)/ (TO02)/(INTP2)	
P60	12-1-4	I/O	Digital input	SCLA0/SEG21	Port 6.
P61			invalid	SDAA0/SEG20	2-bit I/O port. Input/output can be specified in 1-bit units.
P70	7-5-1	I/O	Digital input	KR0/SEG16	Port 7.
P71			invalid	KR1/SEG15	5-bit I/O port.
P72				KR2/SEG14	Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a
P73				KR3/SEG13	software setting at input port.
P74				SEG12	
P120	7-10-1	I/O	Analog input port	ANI17/SEG25	Port 12. 4-bit I/O port and 4-bit input port.
P121	2-2-1	Input	Input port	X1	For P120 and P125 to P127, input/output can be specified
P122				X2/EXCLK	in 1-bit units. For P120 and P125 to P127, use of an on-chip pull-up
P123				XT1	resistor can be specified by a software setting at input port.
P124				XT2/EXCLKS	P120 can be set to analog input ^{Note} .
P125	8-5-3	I/O	Digital input	V _{L3}	
P126	8-5-2		invalid	CAPL	
P127				САРН	
P130	1-1-1	Output	Output port	_	Port 13.
P137	2-1-2	Input	Input port	INTP0	1-bit output only port and 1-bit input only port.
P140	7-5-1	I/O	Digital input invalid	TO00/PCLBUZ0/ SEG27/(INTP6)	Port 14. 8-bit I/O port.
P141				TI00/PCLBUZ1/ SEG26/(INTP7)	Input/output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a
P142	7-10-1		Analog input	ANI20/SEG33	software setting at input port. P142 to P145 can be set to analog input ^{Note} .
P143			port	ANI21/SEG34	
P144				ANI22/SEG35	
P145				ANI23/SEG36	
P146	7-5-1		Digital input	SEG37	
P147			invalid	SEG38	

Note When the each pin is used as input, specify them as either digital or analog in Port mode control register X (PMCX) (This register can be specified in 1-bit unit).

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)**.

2.2 Functions Other Than Port Pins

2.2.1 Pins for each product (pins other than port pins)

(1/5)

Function Name	I/O	Function	64- pin	52- pin	48- pin	44- pin	(1/5) 32- pin
ANI0	Input	A/D converter analog input	√	√	$\sqrt{}$	√	√
ANI1			√	√	$\sqrt{}$	√	√
ANI16			√	√	√	-	_
ANI17			√	√	√	√	_
ANI18			√	√	\checkmark	√	√
ANI19			√	√	V	√	√
ANI20			√	√	\checkmark	√	_
ANI21			√	√	V	√	_
ANI22			√	√	\checkmark	-	_
ANI23			√	√	_	-	_
CAPH	_	Connecting a capacitor for LCD controller/driver	√	√	\checkmark	√	√
CAPL			√	√	√	√	√
СОМ0	Output	LCD controller/driver common signal outputs	√	√	\checkmark	√	√
COM1			√	√	√	√	√
COM2			√	√	√	V	√
COM3			√	√	$\sqrt{}$	√	√
COM4			√	√	√	V	_
COM5			√	√	$\sqrt{}$	√	_
COM6			√	√	V	√	_
COM7			√	√	√	√	_
V _{L1}	_	LCD drive voltage	√	√	√	√	√
V _{L2}			√	√	√	√	√
V _{L3}			√	√	√	V	_
V _{L4}			√	√	√	V	√
SEG0	Output	LCD controller/driver segment signal outputs	√	√	V	√	√
SEG1			√	√	√	V	_
SEG2			√	√	√	V	_
SEG3			√	√	√	√	_
SEG4			√	√	√	√	√
SEG5			√	√	√	√	√
SEG6			√	√	√	√	√
SEG7	1		√	√	√	_	_
SEG8	1		√	√	_	_	_
SEG9	1		√	_	_	-	_

Remark √: Mounted

(2/5)

Function Name	I/O	Function	64- pin	52- pin	48- pin	44- pin	32- pin
SEG10	Output	LCD controller/driver segment signal outputs	√	_	-	_	_
SEG11			√	_	-	_	_
SEG12			√	_	1	_	_
SEG13			√	_	-	_	_
SEG14			√	_	_	_	-
SEG15			√	√	_	_	_
SEG16			√	√	\checkmark	-	-
SEG17			√	√	√	√	_
SEG18			√	√	√	√	_
SEG19			√	√	√	√	V
SEG20			√	√	√	√	V
SEG21			√	√	√	√	√
SEG22			√	_	ı	_	_
SEG23			√	√	ı	_	_
SEG24			√	√	\checkmark	_	_
SEG25			√	√	$\sqrt{}$	√	_
SEG26			√	√	$\sqrt{}$	√	_
SEG27			√	√	$\sqrt{}$	√	$\sqrt{}$
SEG28			√	√	$\sqrt{}$	√	√
SEG29			√	√	$\sqrt{}$	√	$\sqrt{}$
SEG30			√	√	√	√	√
SEG31			√	√	\checkmark	√	√
SEG32			√	√	\checkmark	√	√
SEG33			√	√	\checkmark	√	_
SEG34			√	√	√	√	_
SEG35			√	√	√	_	_
SEG36			√	√	-	_	_
SEG37			√	_	_	_	_
SEG38			$\sqrt{}$	-	-	-	_

Remark √: Mounted

(3/5)

Function Name	I/O	Function	64- pin	52- pin	48- pin	44- pin	32- pin
INTP0	Input	External interrupt request input	√	√	\checkmark	√	√
INTP1			V	√	√	√	√
INTP2			V	√	√	√	√
INTP3			V	√	√	√	_
INTP4			√	√	√	√	_
INTP5			V	√	√	_	_
INTP6			V	_	-	_	_
INTP7			√	_	-	_	_
KR0	Input	Key interrupt input	V	√	√	√	√
KR1			√	√	√	√	√
KR2			√	√	√	√	√
KR3			√	√	√	√	√
PCLBUZ0	Output	Clock output/buzzer output	√	√	√	√	√
PCLBUZ1			√	√	√	√	-
REGC	-	Connecting regulator output stabilization capacitance for internal operation. Connect to Vss via a capacitor (0.47 to 1 μ F: target).	√	V	V	V	V
RTC1HZ	Output	Real-time clock correction clock (1 Hz) output	V	√	√	√	_
RESET	Input	System reset input	V	√	√	√	√
RxD0	Input	Serial data input to UART0	√	√	√	√	√
SCK00	I/O	Clock input/output for CSI00 and CSI01	√	√	√	√	√
SCK01			√	√	√	√	√
SCLA0	I/O	Clock input/output for I ² C	V	√	√	√	√
SDAA0	I/O	Serial data I/O for I ² C	√	√	√	√	√
SI00	Input	Serial data input to CSI00 and CSI01	√	√	√	√	√
SI01			√	√	√	√	√
SO00	Output	Serial data output from CSI00 and CSI01	√	√	√	√	√
SO01			√	√	√	√	√

Remark √: Mounted

(4/5)

Function Name	I/O	Function	64- pin	52- pin	48- pin	44- pin	32- pin
TIOO	Input	External count clock input to 16-bit timer 00	γ √	γ √	γ √	β	γ √
TI01		External count clock input to 16-bit timer 01	· √	√	√		· √
TI02		External count clock input to 16-bit timer 02	√	√	√	√	√
TI03		External count clock input to 16-bit timer 03	√	√	√	√	_
TI04		External count clock input to 16-bit timer 04	√	√	√		_
TI05		External count clock input to 16-bit timer 05	√	√	_	_	_
TI06		External count clock input to 16-bit timer 06	√	√	-	_	_
TI07		External count clock input to 16-bit timer 07	√	√	√	√	√
TO00	Output	16-bit timer 00 output	√	√	√	√	√
TO01		16-bit timer 01 output	√	√	√	V	√
TO02		16-bit timer 02 output	√	√	√	V	√
TO03		16-bit timer 03 output	√	√	√	√	_
TO04		16-bit timer 04 output	√	√	√	_	_
TO05		16-bit timer 05 output	√	√	_	_	-
TO06		16-bit timer 06 output	√	√	_	_	-
TO07		16-bit timer 07 output	√	√	\checkmark	V	√
TxD0	Output	Serial data output from UART0	√	√	√	V	√
X1	_	Resonator connection for main system clock	√	√	√	V	√
X2	_		√	√	√	$\sqrt{}$	√
EXCLK	Input	External clock input for main system clock	√	√	\checkmark	\checkmark	√
EXCLKS	Input	External clock input for subsystem clock	√	√	\checkmark	$\sqrt{}$	_
XT1	-	Resonator connection for subsystem clock	√	√	$\sqrt{}$	$\sqrt{}$	_
XT2	_		√	√	\checkmark	$\sqrt{}$	_

Remark $\sqrt{\cdot}$ Mounted

(5/5)

							(3/3
Function Name	I/O	Function	64- pin	52- pin	48- pin	44- pin	32- pin
VDD	-	<32-pin, 44-pin, 48-pin, 52-pin> Positive power supply for all pins <64-pin > Positive power supply for P20, P21, P121 to P124, P137 and RESET pin	V	√	1	√	1
EV _{DD}	ı	<64-pin> Positive power supply for ports (other than P20, P21, P121 to P124, P137) and pins other ports (except for the RESET pin)	1	_	-	-	Ι
AVREFP	Input	A/D converter reference potential (+ side) input	√	√	√	\checkmark	√
AVREFM	Input	A/D converter reference potential (– side) input	√	√	√	√	V
Vss	-	<32-pin, 44-pin, 48-pin, 52-pin> Ground potential for all pins <64-pin> Ground potential for P20, P21, P121 to P124, P137 and RESET pin	√	√	√	√	√
EVss	-	<64-pin > Ground potential for ports (other than P20, P21, P121 to P124, P137) and pins other ports (except for the RESET pin)	V	_	_	-	-
TOOLRxD	Input	UART reception pin for the external device connection used during flash memory programming	V	V	√	V	V
TOOLTxD	Output	UART transmission pin for the external device connection used during flash memory programming	V	V	√	V	√
TOOL0	I/O	Data I/O for flash memory programmer/debugger	√	√	√	V	√

 $\textbf{Remark} \quad \forall : \quad \text{Mounted}$

2.2.2 Description of functions

Function Name	I/O	Function
COM0 to COM7	Output	LCD controller/driver common signal outputs
SEG0 to SEG38	Output	LCD controller/driver segment signal outputs
VL1, VL2, VL3, VL4		LCD drive voltage
CAPH, CAPL		Connecting a capacitor for LCD controller/driver
ANI0, ANI1, ANI16 to ANI23	Input	A/D converter analog input (see Figure 11-38 Analog Input Pin Connection)
INTP0 to INTP17	Input	External interrupt request input Specified the valid edge: Rising edge, falling edge, or both rising and falling edges
KR0 to KR3	Input	Key interrupt input
PCLBUZ0, PCLBUZ1	Output	Clock output/buzzer output
REGC	1	Pin for connecting regulator output stabilization capacitance for internal operation. Connect this pin to Vss via a capacitor (0.47 to 1 μ F). Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.
RTC1HZ	Output	Real-time clock correction clock (1 Hz) output
RESET	Input	This is the active-low system reset input pin. When the external reset pin is not used, connect this pin directly or via a resistor to V _{DD} .
RxD0	Input	Serial data input pin of serial interface UART0
TxD0	Output	Serial data output pin of serial interface UART0
SCK00, SCK01	I/O	Serial clock I/O pins of serial interfaces CSI00 and CSI01
SI00, SI01	Input	Serial data input pins of serial interfaces CSI00 and CSI01
SO00, SO01	Output	Serial data output pins of serial interfaces CSI00 and CSI01
SCLA0	I/O	Clock I/O pin of serial interface IICA0
SDAA0	I/O	Serial data I/O pin of serial interface IICA0.
TI00 to TI07	Input	The pins for inputting an external count clock/capture trigger to 16-bit timers 00 to 07.
TO00 to TO07	Output	Timer output pins of 16-bit timers 00 to 07
X1, X2	_	Resonator connection for main system clock
EXCLK	Input	External clock input for main system clock
XT1, XT2	_	Resonator connection for subsystem clock
EXCLKS	Input	External clock input for subsystem clock

Function Name	I/O	Function
VDD	_	<32-pin, 44-pin, 48-pin, 52-pin> Positive power supply for all pins <64-pin > Positive power supply for P20, P21, P121 to P124, P137 and other than ports
EV _{DD}	_	<64-pin> Positive power supply for ports (other than P20, P21, P121 to P124, P137)
AVREFP	Input	A/D converter reference voltage (+ side) input
AVREFM	Input	A/D converter reference voltage (- side) input
Vss	_	<32-pin, 44-pin, 48-pin, 52-pin > Ground potential for all pins <64-pin> Ground potential for P20, P21, P121 to P124, P137 and other than ports
EVss	_	<64-pin> Ground potential for ports (other than P20, P21, P121 to P124, P137)
TOOLRxD	Input	UART reception pin for the external device connection used during flash memory programming
TOOLTxD	Output	UART transmission pin for the external device connection used during flash memory programming
TOOL0	I/O	Data I/O for flash memory programmer/debugger

Caution After reset release, the relationships between P40/TOOL0 and the operating mode are as follows.

Table 2-2. Relationships Between P40/TOOL0 and Operation Mode After Reset Release

P40/TOOL0	Operating mode		
EV _{DD}	Normal operation mode		
0 V	Flash memory programming mode		

For details, see 26.4 Serial Programming Method.

Remark Use bypass capacitors (about 0.1 μ F) as noise and latch up countermeasures with relatively thick wires at the shortest distance to V_{DD} to V_{SS} and EV_{DD} to EV_{SS} lines.

2.3 Connection of Unused Pins

Table 2-3 shows the types of pin I/O circuits and the recommended connections of unused pins.

Remark The pins mounted depend on the product. See 1.3 Pin Configuration (Top View) and 2.1 Port Function.

Table 2-3. Connection of Unused Pins (64-pin products) (1/2)

Pin Name	I/O	Recommended Connection of Unused Pins
P10/SCK00/SEG28	I/O	<when i="" o="" port="" setting="" to=""></when>
P11/SI00/RxD0/TOOLRxD/ SEG29		Input: Independently connect to EV _{DD} or EVss via a resistor. Output: Leave open.
P12/SO00/TxD0/TOOLTxD/ SEG30		<when output="" segment="" setting="" to=""> Leave open.</when>
P13/ANI18/SEG31		Louis opon.
P14/ANI19/SEG32		
P15/SCK01/INTP1/SEG4		
P16/SI01/INTP2/SEG5		
P17/SO01/TI02/TO02/SEG6		
P20/ANI0/AVREFP		Input: Independently connect to V _{DD} or V _{SS} via a resistor.
P21/ANI1/AVREFM		Output: Leave open.
P30/TI01/TO01/SEG19		<when i="" o="" port="" setting="" to=""></when>
P31/INTP3/RTC1HZ/SEG18		Input: Independently connect to EV _{DD} or EV _{SS} via a resistor.
P32/TI03/TO03/INTP4/SEG17		Output: Leave open.
		<when output="" segment="" setting="" to=""></when>
		Leave open.
P40/TOOL0		Input: Independently connect to EV _{DD} via a resistor or leave open.
		Output: Leave open.
P41/ANI16/TI04/TO04/SEG24		<when i="" o="" port="" setting="" to=""></when>
P42/TI05/TO05/SEG23		Input: Independently connect to EV _{DD} or EVss via a resistor.
P43/INTP7/SEG22		Output: Leave open.
		<when output="" segment="" setting="" to=""></when>
		Leave open.
P50/INTP5/SEG7/(PCLBUZ0)		<when i="" o="" port="" setting="" to=""></when>
P51/TI06/TO06/SEG8		Input: Independently connect to EV _{DD} or EVss via a resistor.
P52/INTP6/SEG9		Output: Leave open.
P53/TI07/TO07/SEG10/		<when output="" segment="" setting="" to=""></when>
(INTP1)		Leave open.
P54/SEG11/(TI02)/(TO02)/ (INTP2)		

Remark With products not provided with an EV_{DD} or EV_{SS} pin, replace EV_{DD} with V_{DD}, or replace EV_{SS} with V_{SS}.

Table 2-3. Connection of Unused Pins (64-pin products) (2/2)

Pin Name	I/O	Recommended Connection of Unused Pins
P60/SCLA0/SEG21	I/O	Input: Independently connect to EV _{DD} or EV _{SS} via a resistor.
		Output: Set the port's output latch to 0 and leave the pins open, or set the port's output
P61/SDAA0/SEG20		latch to 1 and independently connect the pins to EV _{DD} or EV _{SS} via a resistor.
P70/KR0/SEG16		<when i="" o="" port="" setting="" to=""></when>
P71/KR1/SEG15		Input: Independently connect to EV _{DD} or EV _{SS} via a resistor.
P72/KR2/SEG14		Output: Leave open.
P73/KR3/SEG13		<when output="" segment="" setting="" to=""></when>
P74/SEG12		Leave open.
P120/ANI17/SEG25		
P121/X1	Input	Independently connect to V _{DD} or V _{SS} via a resistor.
P122/X2/EXCLK		
P123/XT1		
P124/XT2/EXCLKS		
P125/VL3	I/O	Input: Independently connect to EV _{DD} or EV _{SS} via a resistor.
P126/CAPL		Output: Leave open.
P127/CAPH		
P130	Output	Leave open.
P137/INTP0	Input	Independently connect to V _{DD} or V _{SS} via a resistor.
P140/TO00/PCLBUZ0/	I/O	<when i="" o="" port="" setting="" to=""></when>
SEG27/(INTP6)		Input: Independently connect to EV _{DD} or EVss via a resistor.
P141/TI00/PCLBUZ1/SEG26/		Output: Leave open.
(INTP7)		<when output="" segment="" setting="" to=""></when>
P142/ANI20/SEG33	-	Leave open.
P143/ANI21/SEG34	-	
P144/ANI22/SEG35		
P145/ANI23/SEG36	-	
P146/SEG37 P147/SEG38		
	Innut	Connect directly or via a register to Ver
RESET	Input	Connect to Ver via connector (0.47 to 1.45)
REGC COM0 to COM3	Output	Connect to Vss via capacitor (0.47 to 1 μ F).
	Output	Leave open.
COM4/SEG0 COM5/SEG1		
COM6/SEG1		
COM7/SEG3		
VL1, VL2, VL4	_	

Remarks 1. With products not provided with an EVDD or EVss pin, replace EVDD with VDD, or replace EVss with Vss.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR)

2.4 Block Diagrams of Pins

Figures 2-1 to 2-14 show the block diagrams of the pins described in 2.1.1 32-pin products to 2.1.5 64-pin products.

Figure 2-1. Pin Block Diagram for Pin Type 1-1-1




Figure 2-2. Pin Block Diagram for Pin Type 2-1-1





Figure 2-3. Pin Block Diagram for Pin Type 2-1-2



Remark For alternate functions, see 2.1 Port Function.




Figure 2-4. Pin Block Diagram for Pin Type 2-2-1

Remark For alternate functions, see **2.1 Port Function**.




Figure 2-5. Pin Block Diagram for Pin Type 4-3-1




Figure 2-6. Pin Block Diagram for Pin Type 7-1-1

Remarks 1. For alternate functions, see 2.1 Port Function.

2. SAU: Serial array unit




Figure 2-7. Pin Block Diagram for Pin Type 7-5-1

Remarks 1. For alternate functions, see 2.1 Port Function.

2. SAU: Serial array unit




Figure 2-8. Pin Block Diagram for Pin Type 7-5-7

Caution The input buffer is enabled even if the type 7-5-7 pin is operating as an output when the N-ch open drain output mode is selected by the corresponding bit in the port output mode register (POMxx). This may lead to a through current flowing through the type 7-5-7 pin when the voltage level on this pin is intermediate. Changing the output level when the N-ch open drain output mode is selected may cause a glitch (EV_{DD} level).

- Remarks 1. For alternate functions, see 2.1 Port Function.
 - 2. SAU: Serial array unit




Figure 2-9. Pin Block Diagram for Pin Type 7-10-1

Remarks 1. For alternate functions, see 2.1 Port Function.

2. SAU: Serial array unit




Figure 2-10. Pin Block Diagram for Pin Type 8-5-1

Caution Because of TTL input buffer structure, if the port input mode register (PIMx) is set in TTL input buffer, a through current may flow through in the case of high level input. It is recommended to input a low level to prevent a through current.

- Remarks 1. For alternate functions, see 2.1 Port Function.
 - 2. SAU: Serial array unit




Figure 2-11. Pin Block Diagram for Pin Type 8-5-2

Caution Because of TTL input buffer structure, if the port input mode register (PIMx) is set in TTL input buffer, a through current may flow through in the case of high level input. It is recommended to input a low level to prevent a through current.

Remarks 1. For alternate functions, see 2.1 Port Function.

2. SAU: Serial array unit




Figure 2-12. Pin Block Diagram for Pin Type 8-5-3

Caution Because of TTL input buffer structure, if the port input mode register (PIMx) is set in TTL input buffer, a through current may flow through in the case of high level input. It is recommended to input a low level to prevent a through current.

- Remarks 1. For alternate functions, see 2.1 Port Function.
 - 2. SAU: Serial array unit




Figure 2-13. Pin Block Diagram for Pin Type 8-5-7

Cautions 1. The input buffer is enabled even if the type 8-5-7 pin is operating as an output when the N-ch open drain output mode is selected by the corresponding bit in the port output mode register (POMxx).

This may lead to a through current flowing through the type 8-5-7 pin when the voltage level on this pin is intermediate. Changing the output level when the N-ch open drain output mode is selected may cause a glitch (EV_{DD} level).

- 2. Because of TTL input buffer structure, if the port input mode register (PIMx) is set in TTL input buffer, a through current may flow through in the case of high level input. It is recommended to input a low level to prevent a through current.
- Remarks 1. For alternate functions, see 2.1 Port Function.
 - 2. SAU: Serial array unit




Figure 2-14. Pin Block Diagram for Pin Type 12-1-4

Caution A through current may flow through if the pin is in the intermediate potential, because the input buffer is also turned on when the pin is in output mode.

Remarks 1. For alternate functions, see 2.1 Port Function.

2. SAU: Serial array unit

CHAPTER 3 CPU ARCHITECTURE

3.1 Memory Space

Products in the RL78/L12 can access a 1 MB address space. Figures 3-1 to 3-3 show the memory maps.




Figure 3-1. Memory Map (R5F10Rx8 (x = B, F, G, J))

- Notes 1. Use of the area FFE20H to FFEDFH and FFB00H to FFC89H is prohibited when using the selfprogramming function and data flash function, because this area is used for self-programming library.
 - 2. Instructions can be executed from the RAM area excluding the general-purpose register area.
 - 3. Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.
 - 4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 26.7 Security Settings).

While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively.

Reset signal generation sets RAM parity error resets to enabled (RPERDIS = 0). For details, see 23.3.3 RAM parity error detection function.




Figure 3-2. Memory Map (R5F10RxA (x = B, F, G, J, L))

- **Notes 1.** Use of the area FFE20H to FFEDFH and FFB00H to FFC89H is prohibited when using the self-programming function and data flash function, because this area is used for self-programming library.
 - 2. Instructions can be executed from the RAM area excluding the general-purpose register area.
 - $\textbf{3.} \quad \text{Set the option bytes to } 000\text{C0H to } 000\text{C3H, and the on-chip debug security IDs to } 000\text{C4H to } 000\text{CDH.}$
 - 4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 26.7 Security Settings).

Caution While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively.

Reset signal generation sets RAM parity error resets to enabled (RPERDIS = 0). For details, see 23.3.3 RAM parity error detection function.




Figure 3-3. Memory Map (R5F10RxC (x = B, F, G, J, L))


- **Notes 1.** Use of the area FFE20H to FFEDFH and FF900H to FFC89H is prohibited when using the self-programming function and data flash function, because this area is used for self-programming library.
 - 2. Instructions can be executed from the RAM area excluding the general-purpose register area.
 - 3. Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.
 - 4. Writing boot cluster 0 can be prohibited depending on the setting of security (see 26.7 Security Settings).

Caution While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively.

Reset signal generation sets RAM parity error resets to enabled (RPERDIS = 0). For details, see 23.3.3 RAM parity error detection function.

Remark The flash memory is divided into blocks (one block = 1 KB). For the address values and block numbers, see

Table 3-1 Correspondence Between Address Values and Block Numbers in Flash Memory.



Correspondence between the address values and block numbers in the flash memory are shown below.

Table 3-1. Correspondence Between Address Values and Block Numbers in Flash Memory

Address Value	Block Number						
00000H to 003FFH	00H	02000H to 023FFH	08H	04000H to 043FFH	10H	06000H to 063FFH	18H
00400H to 007FFH	01H	02400H to 027FFH	09H	04400H to 047FFH	11H	06400H to 067FFH	19H
00800H to 00BFFH	02H	02800H to 02BFFH	0AH	04800H to 04BFFH	12H	06800H to 06BFFH	1AH
00C00H to 00FFFH	03H	02C00H to 02FFFH	0BH	04C00H to 04FFFH	13H	06C00H to 06FFFH	1BH
01000H to 013FFH	04H	03000H to 033FFH	0CH	05000H to 053FFH	14H	07000H to 073FFH	1CH
01400H to 017FFH	05H	03400H to 037FFH	0DH	05400H to 057FFH	15H	07400H to 077FFH	1DH
01800H to 01BFFH	06H	03800H to 03BFFH	0EH	05800H to 05BFFH	16H	07800H to 07BFFH	1EH
01C00H to 01FFFH	07H	03C00H to 03FFFH	0FH	05C00H to 05FFFH	17H	07C00H to 07FFFH	1FH

Remark R5F10Rx8 (x = B, F, G, J): Block numbers 00H to 07H

R5F10RxA (x = B, F, G, J, L): Block numbers 00H to 0FH

R5F10RxC (x = B, F, G, J, L): Block numbers 00H to 1FH

3.1.1 Internal program memory space

The internal program memory space stores the program and table data.

The RL78/L12 products incorporate internal ROM (flash memory), as shown below.

Table 3-2. Internal ROM Capacity

Part Number	Internal ROM				
	Structure	Capacity			
R5F10Rx8 (x = B, F, G, J)	Flash memory	8192 × 8 bits (00000H to 01FFFH)			
R5F10RxA (x = B, F, G, J, L)		16384 × 8 bits (00000H to 03FFFH)			
R5F10RxC (x = B, F, G, J, L)		32768 × 8 bits (00000H to 07FFFH)			

The internal program memory space is divided into the following areas.

(1) Vector table area

The 128-byte area 00000H to 0007FH is reserved as a vector table area. The program start addresses for branch upon reset or generation of each interrupt request are stored in the vector table area. Furthermore, the interrupt jump address is a 64 K address of 00000H to 0FFFFH, because the vector code is assumed to be 2 bytes.

Of the 16-bit address, the lower 8 bits are stored at even addresses and the higher 8 bits are stored at odd addresses.

Table 3-3. Vector Table (1/2)

Vector Table Address	Interrupt Source	64-pin	52-pin	48-pin	44-pin	32-pin
00000H	RESET, POR, LVD, WDT, TRAP, IAW, RPE	√	√	√	V	V
00004H	INTWDTI	√	√	√	√	$\sqrt{}$
00006H	INTLVI	√	√	√	√	√
H80000	INTP0	V	√	√	√	$\sqrt{}$
0000AH	INTP1	√	√	√	√	$\sqrt{}$
0000CH	INTP2	√	√	√	√	$\sqrt{}$
0000EH	INTP3	√	√	√	√	_
00010H	INTP4	V	√	√	√	_
00012H	INTP5	V	√	√	_	-
00014H	INTDMA0	√	√	√	√	$\sqrt{}$
00016H	INTDMA1	√	√	√	√	$\sqrt{}$
00018H	INTST0	$\sqrt{}$	√	√	√	$\sqrt{}$
	INTCSI00	√	√	√	√	$\sqrt{}$
0001AH	INTSR0	√	√	√	√	$\sqrt{}$
	INTCSI01	√	√	√	√	$\sqrt{}$
0001CH	INTSRE0	√	√	√	√	$\sqrt{}$
	INTTM01H	√	√	√	√	$\sqrt{}$
00020H	INTTM00	√	√	√	√	$\sqrt{}$
00024H	INTTM03H	√	√	√	√	$\sqrt{}$
00026H	INTIICA0	√	√	√	√	$\sqrt{}$
00028H	INTTM01	√	√	√	√	$\sqrt{}$
0002AH	INTTM02	√	√	√	√	$\sqrt{}$
0002CH	INTTM03	√	√	√	√	$\sqrt{}$
0002EH	INTAD	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	√	$\sqrt{}$

Remark √: Mounted

-: Not mounted

52-pin Vector Table Address Interrupt Source 함. 00030H INTRTC $\sqrt{}$ $\sqrt{}$ 00032H INTIT $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 00034H **INTKR** $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 0003CH INTTM04 $\sqrt{}$ 0003EH INTTM05 $\sqrt{}$ $\sqrt{}$ 00040H INTTM06 $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 00042H INTTM07 $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 00044H INTLCD0 $\sqrt{}$ _ 00046H INTP6 00048H $\sqrt{}$ INTP7 $\sqrt{}$ 0004AH INTMD $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 0004CH INTFL $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 0007EH BRK

Table 3-3. Vector Table (2/2)

Remark √: Mounted

-: Not mounted

(2) CALLT instruction table area

The 64-byte area 00080H to 000BFH can store the subroutine entry address of a 2-byte call instruction (CALLT). Set the subroutine entry address to a value in a range of 00000H to 0FFFFH (because an address code is of 2 bytes).

(3) Option byte area

A 4-byte area of 000C0H to 000C3H can be used as an option byte area. For details, see **CHAPTER 25 OPTION BYTE**.

(4) On-chip debug security ID setting area

A 10-byte area of 000C4H to 000CDH can be used as an on-chip debug security ID setting area. For details, see **CHAPTER 27 ON-CHIP DEBUG FUNCTION**.

3.1.2 Mirror area

The RL78/L12 mirrors the code flash area of 02000H to 07FFFH, to F2000H to F7FFFH (the code flash area to be mirrored is set by the processor mode control register (PMC)).


By reading data from F2000H to F7FFFH, an instruction that does not have the ES register as an operand can be used, and thus the contents of the code flash can be read with the shorter code. However, the code flash area is not mirrored to the SFR, extended SFR, RAM, and use prohibited areas.

See 3.1 Memory Space for the mirror area of each product.

The mirror area can only be read and no instruction can be fetched from this area.

The following show examples.

Example R5F10RxC (x = B, F, G, J, L) (Flash memory: 32 KB, RAM: 1.5 KB)



The PMC register is described below.

• Processor mode control register (PMC)

This register sets the flash memory space for mirroring to area from F0000H to FFFFFH.

The PMC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

Figure 3-4. Format of Configuration of Processor Mode Control Register (PMC)

 Address: FFFEH
 After reset: 00H
 R/W

 Symbol
 7
 6
 5
 4
 3
 2
 1
 <0>

 PMC
 0
 0
 0
 0
 0
 0
 MAA

MAA	Selection of flash memory space for mirroring to area from F0000H to FFFFFH
0	00000H to 0FFFFH is mirrored to F0000H to FFFFFH
1	Setting prohibited

Cautions 1. Be sure to clear bit 0 (MAA) of this register to 0 (default value).

2. After setting the PMC register, wait for at least one instruction and access the mirror area.

3.1.3 Internal data memory space

The RL78/L12 products incorporate the following RAMs.

Table 3-4. Internal RAM Capacity

Part Number	Internal RAM
R5F10Rx8 (x = B, F, G, J)	1024 × 8 bits (FFB00H to FFEFFH)
R5F10RxA (x = B, F, G, J, L)	
R5F10RxC (x = B, F, G, J, L)	1536 × 8 bits (FF900H to FFEFFH)

The internal RAM can be used as a data area and a program area where instructions are fetched (it is prohibited to use the general-purpose register area for fetching instructions). Four general-purpose register banks consisting of eight 8-bit registers per bank are assigned to the 32-byte area of FFEE0H to FFEFFH of the internal RAM area.

The internal RAM is used as stack memory.

- Cautions 1. It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for fetching instructions or as a stack area.
 - 2. Do not allocate RAM addresses which are used as a stack area, a data buffer, a branch destination of vector interrupt processing, and a DMA transfer destination/transfer source to the area FFE20H to FFEDFH when performing self-programming and rewriting the data flash memory.
 - 3. Use of the RAM areas of the following products is prohibited when performing self-programming and rewriting the data flash memory, because these areas are used for each library.

R5F10Rx8 (x = B, F, G, J) : FFB00H to FFC89H R5F10RxA (x = B, F, G, J, L) : FFB00H to FFC89H R5F10RxC (x = B, F, G, J, L) : FF900H to FFC89H

3.1.4 Special function register (SFR) area

On-chip peripheral hardware special function registers (SFRs) are allocated in the area FFF00H to FFFFH (see **Table 3-5** in **3.2.4 Special function registers (SFRs)**).

Caution Do not access addresses to which SFRs are not assigned.

3.1.5 Extended special function register (2nd SFR: 2nd Special Function Register) area

On-chip peripheral hardware special function registers (2nd SFRs) are allocated in the area F0000H to F07FFH (see Table 3-6 in 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)).

SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Caution Do not access addresses to which extended SFRs are not assigned.

3.1.6 Data memory addressing

Addressing refers to the method of specifying the address of the instruction to be executed next or the address of the register or memory relevant to the execution of instructions.

Several addressing modes are provided for addressing the memory relevant to the execution of instructions for the RL78/L12, based on operability and other considerations. In particular, special addressing methods designed for the functions of the special function registers (SFR) and general-purpose registers are available for use. Figure 3-5 shows correspondence between data memory and addressing. For details of each addressing, see 3.4 Addressing for Processing Data Addresses.




Figure 3-5. Correspondence Between Data Memory and Addressing

3.2 Processor Registers

The RL78/L12 products incorporate the following processor registers.

3.2.1 Control registers


The control registers control the program sequence, statuses and stack memory. The control registers consist of a program counter (PC), a program status word (PSW) and a stack pointer (SP).

(1) Program counter (PC)

The program counter is a 20-bit register that holds the address information of the next program to be executed. In normal operation, PC is automatically incremented according to the number of bytes of the instruction to be fetched. When a branch instruction is executed, immediate data and register contents are set.

Reset signal generation sets the reset vector table values at addresses 00000H and 00001H to the 16 lower-order bits of the program counter. The four higher-order bits of the program counter are cleared to 0000.

Figure 3-6. Format of Program Counter




(2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags set/reset by instruction execution.

Program status word contents are stored in the stack area upon vectored interrupt request is acknowledged or PUSH PSW instruction execution and are restored upon execution of the RETB, RETI and POP PSW instructions. Reset signal generation sets the PSW register to 06H.

Figure 3-7. Format of Program Status Word



(a) Interrupt enable flag (IE)

This flag controls the interrupt request acknowledge operations of the CPU.

When 0, the IE flag is set to the interrupt disabled (DI) state, and all maskable interrupt requests are disabled.

When 1, the IE flag is set to the interrupt enabled (EI) state and maskable interrupt request acknowledgment is controlled with an in-service priority flag (ISP1, ISP0), an interrupt mask flag for various interrupt sources, and a priority specification flag.

The IE flag is reset (0) upon DI instruction execution or interrupt acknowledgment and is set (1) upon EI instruction execution.

(b) Zero flag (Z)

When the operation or comparison result is zero or equal, this flag is set (1). It is reset (0) in all other cases.

(c) Register bank select flags (RBS0, RBS1)

These are 2-bit flags to select one of the four register banks.

In these flags, the 2-bit information that indicates the register bank selected by SEL RBn instruction execution is stored.

(d) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set (1). It is reset (0) in all other cases.

(e) In-service priority flags (ISP1, ISP0)

This flag manages the priority of acknowledgeable maskable vectored interrupts. Vectored interrupt requests specified lower than the value of ISP0 and ISP1 flags by the priority specification flag registers (PRn0L, PRn0H, PRn1L, PRn1H, PRn2L) (see **17.3.3**) can not be acknowledged. Actual vectored interrupt request acknowledgment is controlled by the interrupt enable flag (IE).

Remark n = 0, 1

(f) Carry flag (CY)

This flag stores overflow and underflow upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit operation instruction execution.

(3) Stack pointer (SP)

This is a 16-bit register to hold the start address of the memory stack area. Only the internal RAM area can be set as the stack area.

Figure 3-8. Format of Stack Pointer



In stack addressing through a stack pointer, the SP is decremented ahead of write (save) to the stack memory and is incremented after read (restore) from the stack memory.

- Cautions 1. Since reset signal generation makes the SP contents undefined, be sure to initialize the SP before using the stack.
 - 2. It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space as a stack area.
 - 3. The internal RAM in the following products cannot be used as stack area when using the self-programming function and data flash function.

R5F10Rx8 (x = B, F, G, J): FFB00H to FFC89H R5F10RxA (x = B, F, G, J, L): FFB00H to FFC89H R5F10RxC (x = B, F, G, J, L): FF900H to FFC89H

3.2.2 General-purpose registers

General-purpose registers are mapped at particular addresses (FFEE0H to FFEFFH) of the data memory. The general-purpose registers consists of 4 banks, each bank consisting of eight 8-bit registers (X, A, C, B, E, D, L, and H).

Each register can be used as an 8-bit register, and two 8-bit registers can also be used in a pair as a 16-bit register (AX, BC, DE, and HL).

Register banks to be used for instruction execution are set by the CPU control instruction (SEL RBn). Because of the 4-register bank configuration, an efficient program can be created by switching between a register for normal processing and a register for interrupt processing for each bank.

Caution It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space for fetching instructions or as a stack area.

Figure 3-9. Configuration of General-Purpose Registers

16-bit processing 8-bit processing **FFEFFH** Н HL Register bank 0 L FFEF8H D Register bank 1 DE Ε FFEF0H В вс Register bank 2 С FFEE8H Α Register bank 3 AX Χ FFEE0H 15 0


(a) Function name

3.2.3 ES and CS registers

The ES register and CS register are used to specify the higher address for data access and when a branch instruction is executed (register indirect addressing), respectively.


The default value of the ES register after reset is 0FH, and that of the CS register is 00H.

Figure 3-10. Configuration of ES and CS Registers



Though the data area which can be accessed with 16-bit addresses is the 64 Kbytes from F0000H to FFFFFH, using the ES register as well extends this to the 1 Mbyte from 00000H to FFFFFH.

Figure 3-11. Extension of Data Area Which Can Be Accessed



3.2.4 Special function registers (SFRs)

Unlike a general-purpose register, each SFR has a special function.

SFRs are allocated to the FFF00H to FFFFFH area.

SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

· 1-bit manipulation

Describe as follows for the 1-bit manipulation instruction operand (sfr.bit).

When the bit name is defined: <Bit name>

When the bit name is not defined: <Register name>.<Bit number> or <Address>.<Bit number>

• 8-bit manipulation

Describe the symbol defined by the assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.

• 16-bit manipulation

Describe the symbol defined by the assembler for the 16-bit manipulation instruction operand (sfrp). When specifying an address, describe an even address.

Table 3-5 gives a list of the SFRs. The meanings of items in the table are as follows.

Symbol

Symbol indicating the address of a special function register. It is a reserved word in the assembler, and is defined as an sfr variable using the #pragma sfr directive in the compiler. When using the assembler, debugger, and simulator, symbols can be written as an instruction operand.

R/W

Indicates whether the corresponding SFR can be read or written.

R/W: Read/write enable

R: Read only

W: Write only

Manipulable bit units

" $\sqrt{}$ " indicates the manipulable bit unit (1, 8, or 16). "-" indicates a bit unit for which manipulation is not possible.

After reset

Indicates each register status upon reset signal generation.

Caution Do not access addresses to which extended SFRs are not assigned.

Remark For extended SFRs (2nd SFRs), see 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).



Table 3-5. SFR List (1/4)

Address	Special	Function Register (SFR) Name	Syn	nbol	R/W	Manip	ulable Bit I	Range	After Reset
						1-bit	8-bit	16-bit	
FFF01H	Port regi	ster 1	P1		R/W	V	√	-	00H
FFF02H	Port regi	ster 2	P2		R/W	V	√	-	00H
FFF03H	Port regi	ster 3	P3		R/W	V	√	-	00H
FFF04H	Port regi	ster 4	P4		R/W	√	√	_	00H
FFF05H	Port regi	ster 5	P5		R/W	√	√	_	00H
FFF06H	Port regi	ster 6	P6		R/W	√	√	_	00H
FFF07H	Port regi	ster 7	P7		R/W	√	√	_	00H
FFF0CH	Port regi	ster 12	P12		R/W	$\sqrt{}$	√	_	Undefined
FFF0DH	Port regi	ster 13	P13		R/W	$\sqrt{}$	$\sqrt{}$	_	Undefined
FFF0EH	Port regi	ster 14	P14		R/W	$\sqrt{}$	√	_	00H
FFF10H	Serial da	ata register 00	TXD0/ SIO00	SDR00	R/W	-	√	√	H0000
FFF11H			_			-	-		
FFF12H	Serial da	ta register 01	RXD0/ SIO01	SDR01	R/W	_	V	V	0000H
FFF13H			_			1	-		
FFF18H	Timer da	ata register 00	TDR00		R/W	_	_	√	0000H
FFF19H									
FFF1AH	Timer da	ita register 01	TDR01L	TDR01	R/W	_	√	√	00H
FFF1BH			TDR01H			_	√		00H
FFF1EH	10-bit A/	D conversion result register	ADCR		R	-	-	√	0000H
FFF1FH		8-bit A/D conversion result register	ADCRH		R	-	√	_	H00
FFF21H	Port mod	de register 1	PM1		R/W	√	√	_	FFH
FFF22H	Port mod	de register 2	PM2		R/W	√	√	_	FFH
FFF23H	Port mod	de register 3	PM3		R/W	√	√	_	FFH
FFF24H	Port mod	de register 4	PM4		R/W	√	√	_	FFH
FFF25H	Port mod	de register 5	PM5		R/W	√	√	_	FFH
FFF26H	Port mod	de register 6	PM6		R/W	\checkmark	√	_	FFH
FFF27H	Port mod	de register 7	PM7		R/W	\checkmark	√	_	FFH
FFF2CH	Port mod	de register 12	PM12		R/W	$\sqrt{}$	$\sqrt{}$	_	FFH
FFF2EH	Port mod	de register 14	PM14		R/W	$\sqrt{}$	$\sqrt{}$	_	FFH
FFF30H	A/D conv	verter mode register 0	ADM0		R/W	$\sqrt{}$	√	-	00H
FFF31H	Analog in register	nput channel specification	ADS		R/W	√	√	_	00H
FFF32H	A/D conv	verter mode register 1	ADM1		R/W	√	√	_	00H
FFF34H	Key retu	rn control register	KRCTL		R/W	√	√	_	00H
FFF35H	Key retu	rn flag register	KRF		R/W		√	_	00H
FFF37H	Key retu	rn mode register 0	KRM0		R/W	√	√	_	00H

Table 3-5. SFR List (2/4)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manip	ulable Bit	After Reset	
				1-bit	8-bit	16-bit	
FFF38H	External interrupt rising edge enable register 0	EGP0	R/W	V	√	_	H00
FFF39H	External interrupt falling edge enable register 0	EGN0	R/W	√	√	_	00H
FFF40H	LCD mode register 0	LCDM0	R/W	1	√	_	00H
FFF41H	LCD mode register 1	LCDM1	R/W	\checkmark	\checkmark	-	00H
FFF42H	LCD clock control register	LCDC0	R/W	1	√	_	00H
FFF43H	LCD boost level control register	VLCD	R/W	ı	√	-	04H
FFF50H	IICA shift register 0	IICA0	R/W	1	√	-	00H
FFF51H	IICA status register 0	IICS0	R	√	√	-	H00
FFF52H	IICA flag register 0	IICF0	R/W	√	√	_	00H
FFF64H	Timer data register 02	TDR02	R/W	_	_	V	0000H
FFF65H							
FFF66H	Timer data register 03	TDR03L TDR03	R/W	_	√	V	00H
FFF67H		TDR03H		_	√		00H
FFF68H	Timer data register 04	TDR04	R/W	1	_	V	H0000
FFF69H							
FFF6AH	Timer data register 05	TDR05	R/W	_	_	V	0000H
FFF6BH							
FFF6CH	Timer data register 06	TDR06	R/W	1	_	V	H0000
FFF6DH							
FFF6EH	Timer data register 07	TDR07	R/W	-	_	V	H0000
FFF6FH							
FFF90H	Interval timer control register	ITMC	R/W	_	_	V	0FFFH
FFF91H							
FFF92H	Second count register	SEC Note 2	R/W	=	√	-	00H
FFF93H	Minute count register	MIN Note 2	R/W	-	√	_	00H
FFF94H	Hour count register	HOUR Note 2	R/W	_	√	-	12H ^{Note 1}
FFF95H	Week count register	WEEK Note 2	R/W	_	√	-	00H
FFF96H	Day count register	DAY Note 2	R/W	_	√	_	01H

Notes 1. The value of this register is 00H if the AMPM bit (bit 3 of real-time clock control register 0 (RTCC0)) is set to 1 after reset.

2. 44-, 48-, 52-, and 64-pin product only

Table 3-5. SFR List (3/4)

Address	Special Function Register (SFR) Name	Syı	mbol	R/W	Manip	ulable Bit I	Range	After Reset
					1-bit	8-bit	16-bit	
FFF97H	Month count register	MONTH	Note 3	R/W	-	√	_	01H
FFF98H	Year count register	YEAR Not	e 3	R/W	_	√	-	00H
FFF99H	Watch error correction register	SUBCUE) Note 3	R/W	_	√	-	00H
FFF9AH	Alarm minute register	ALARMV	VM Note 3	R/W	-	√	-	00H
FFF9BH	Alarm hour register	ALARMV	VH Note 3	R/W	_	√	-	12H
FFF9CH	Alarm week register	ALARMV	VW Note 3	R/W	-	√	-	00H
FFF9DH	Real-time clock control register 0	RTCC0		R/W	√	√	-	00H
FFF9EH	Real-time clock control register 1	RTCC1 N	ote 3	R/W	√	√	_	00H
FFFA0H	Clock operation mode control register	CMC		R/W	-	√	-	00H
FFFA1H	Clock operation status control register	CSC		R/W	√	√	-	C0H
FFFA2H	Oscillation stabilization time counter status register	OSTC		R	√	√	-	00H
FFFA3H	Oscillation stabilization time select register	OSTS		R/W	_	V	-	07H
FFFA4H	System clock control register	CKC		R/W	√	√	-	00H
FFFA5H	Clock output select register 0	CKS0		R/W	√	√	_	00H
FFFA6H	Clock output select register 1	CKS1 Not	e 3	R/W	√	√	-	00H
FFFA8H	Reset control flag register	RESF		R	-	√	-	Undefined Note 1
FFFA9H	Voltage detection register	LVIM		R/W	√	√	-	00H ^{Note 1}
FFFAAH	Voltage detection level register	LVIS		R/W	√	√	-	00H/01H/81H ^{Note 1}
FFFABH	Watchdog timer enable register	WDTE		R/W	_	√	-	1AH/9AH ^{Note 2}
FFFACH	CRC input register	CRCIN		R/W	-	√	-	00H
FFFB0H	DMA SFR address register 0	DSA0		R/W	_	√	-	00H
FFFB1H	DMA SFR address register 1	DSA1		R/W	_	√	-	00H
FFFB2H	DMA RAM address register 0L	DRA0L	DRA0	R/W	-	√	√	00H
FFFB3H	DMA RAM address register 0H	DRA0H		R/W	-	√		00H
FFFB4H	DMA RAM address register 1L	DRA1L	DRA1	R/W	_	√	√	00H
FFFB5H	DMA RAM address register 1H	DRA1H		R/W	-	√		00H
FFFB6H	DMA byte count register 0L	DBC0L	DBC0	R/W	-	√	√	00H
FFFB7H	DMA byte count register 0H	DBC0H		R/W	_	√		00H
FFFB8H	DMA byte count register 1L	DBC1L	DBC1	R/W	_	√	√	00H
FFFB9H	DMA byte count register 1H	DBC1H		R/W	_	√		00H
FFFBAH	DMA mode control register 0	DMC0		R/W	√	√	_	00H
FFFBBH	DMA mode control register 1	DMC1		R/W	√	√	_	00H
FFFBCH	DMA operation control register 0	DRC0		R/W	√	√	_	00H
FFFBDH	DMA operation control register 1	DRC1		R/W	V	√	_	00H

(Notes are listed on the next page.)

Notes 1. The reset values of the registers vary depending on the reset source as shown below.

Registe		RESET Input	Reset by POR	Reset by Execution of Illegal Instruction	Reset by WDT	Reset by RAM parity error	Reset by illegal-memory access	Reset by LVD
RESF	TRAP bit	Cleared (0)		Set (1)	Held			Held
	WDTRF bit			Held	Set (1)	Held		
	RPERF bit			Held		Set (1)	Held	
	IAWRF bit			Held			Set (1)	
	LVIRF bit			Held				Set (1)
LVIM	LVISEN bit	Cleared (0)						Held
	LVIOMSK bit	Held						
	LVIF bit							
LVIS				Cleared (00	H/01H/81H)			

- 2. The reset value of the WDTE register is determined by the setting of the option byte.
- **3.** 44-, 48-, 52-, and 64-pin product only

Table 3-5. SFR List (4/4)

Address	Special Function Register (SFR) Name	Syr	mbol	R/W	Manip	ulable Bit	Range	After Reset
				-	1-bit	8-bit	16-bit	
FFFD0H	Interrupt request flag register 2L	IF2L	IF2	R/W	V	√	√	00H
FFFD4H	Interrupt mask flag register 2L	MK2L	MK2	R/W	√	√	√	FFH
FFFD8H	Priority specification flag register 02L	PR02L	PR02	R/W	V	√	√	FFH
FFFDCH	Priority specification flag register 12L	PR12L	PR12	R/W	√	√	√	FFH
FFFE0H	Interrupt request flag register 0L	IF0L	IF0	R/W	√	√	√	00H
FFFE1H	Interrupt request flag register 0H	IF0H		R/W	√	√		00H
FFFE2H	Interrupt request flag register 1L	IF1L	IF1	R/W	√	√	√	00H
FFFE3H	Interrupt request flag register 1H	IF1H		R/W	√	√		00H
FFFE4H	Interrupt mask flag register 0L	MK0L	MK0	R/W	√	√	√	FFH
FFFE5H	Interrupt mask flag register 0H	MK0H		R/W	√	√		FFH
FFFE6H	Interrupt mask flag register 1L	MK1L	MK1	R/W	√	√	√	FFH
FFFE7H	Interrupt mask flag register 1H	MK1H		R/W	√	√		FFH
FFFE8H	Priority specification flag register 00L	PR00L	PR00	R/W	√	√	√	FFH
FFFE9H	Priority specification flag register 00H	PR00H		R/W	√	√		FFH
FFFEAH	Priority specification flag register 01L	PR01L	PR01	R/W	√	√	√	FFH
FFFEBH	Priority specification flag register 01H	PR01H		R/W	√	√		FFH
FFFECH	Priority specification flag register 10L	PR10L	PR10	R/W	\checkmark	√	√	FFH
FFFEDH	Priority specification flag register 10H	PR10H		R/W	√	√		FFH
FFFEEH	Priority specification flag register 11L	PR11L	PR11	R/W	\checkmark	√	√	FFH
FFFEFH	Priority specification flag register 11H	PR11H		R/W	\checkmark	√		FFH
FFFF0H	Multiplication/division data register A (L)	MDAL	_	R/W	-	_	√	0000H
FFFF1H								
FFFF2H	Multiplication/division data register A (H)	MDAH		R/W		_	\checkmark	0000H
FFFF3H								
FFFF4H	Multiplication/division data register B (H)	MDBH		R/W	_	_	√	0000H
FFFF5H								
FFFF6H	Multiplication/division data register B (L)	MDBL		R/W	-	_	$\sqrt{}$	0000H
FFFF7H						,		
FFFFEH	Processor mode control register	PMC		R/W	√		-	00H

Remark For extended SFRs (2nd SFRs), see Table 3-6 Extended SFR (2nd SFR) List.

3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)

Unlike a general-purpose register, each extended SFR (2nd SFR) has a special function.

Extended SFRs are allocated to the F0000H to F07FFH area. SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Extended SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

• 1-bit manipulation

Describe as follows for the 1-bit manipulation instruction operand (!addr16.bit)

When the bit name is defined: <Bit name>

When the bit name is not defined: <Register name>.<Bit number> or <Address>.<Bit number>

• 8-bit manipulation

Describe the symbol defined by the assembler for the 8-bit manipulation instruction operand (!addr16). This manipulation can also be specified with an address.

• 16-bit manipulation

Describe the symbol defined by the assembler for the 16-bit manipulation instruction operand (!addr16). When specifying an address, describe an even address.

Table 3-6 gives a list of the extended SFRs. The meanings of items in the table are as follows.

Symbol

Symbol indicating the address of an extended SFR. It is a reserved word in the assembler, and is defined as an sfr variable using the #pragma sfr directive in the compiler. When using the assembler, debugger, and simulator, symbols can be written as an instruction operand.

R/W

Indicates whether the corresponding extended SFR can be read or written.

R/W: Read/write enable

R: Read only W: Write only

· Manipulable bit units

"\" indicates the manipulable bit unit (1, 8, or 16). "-" indicates a bit unit for which manipulation is not possible.

After reset

Indicates each register status upon reset signal generation.

Caution Do not access addresses to which extended SFRs (2nd SFRs) are not assigned.

Remark For SFRs in the SFR area, see 3.2.4 Special function registers (SFRs).

Table 3-6. Extended SFR (2nd SFR) List (1/6)

Address	Address Special Function Register (SFR) Name		R/W	Manip	ulable Bit	After Reset	
			Ī	1-bit	8-bit	16-bit	
F0010H	A/D converter mode register 2	ADM2	R/W	V	√	_	00H
F0011H	Conversion result comparison upper limit setting register	ADUL	R/W	-	√	_	FFH
F0012H	Conversion result comparison lower limit setting register	ADLL	R/W	-	√	_	00H
F0013H	A/D test register	ADTES	R/W	_	√	-	00H
F0031H	Pull-up resistor option register 1	PU1	R/W	√	√	-	00H
F0033H	Pull-up resistor option register 3	PU3	R/W	√	√	_	00H
F0034H	Pull-up resistor option register 4	PU4	R/W	V	√	-	01H
F0035H	Pull-up resistor option register 5	PU5	R/W	V	√	-	00H
F0037H	Pull-up resistor option register 7	PU7	R/W	V	√	-	00H
F003CH	Pull-up resistor option register 12	PU12	R/W	V	√	-	00H
F003EH	Pull-up resistor option register 14	PU14	R/W	V	√	_	00H
F0041H	Port input mode register 1	PIM1	R/W	V	√	-	00H
F0051H	Port output mode register 1	POM1	R/W	V	√	-	00H
F0061H	Port mode control register 1	PMC1	R/W	V	√	-	FFH
F0064H	Port mode control register 4	PMC4	R/W	V	√	-	FFH
F006CH	Port mode control register 12	PMC12	R/W	V	√	-	FFH
F006EH	Port mode control register 14	PMC14	R/W	√	√	-	FFH
F0070H	Noise filter enable register 0	NFEN0	R/W	V	√	-	00H
F0071H	Noise filter enable register 1	NFEN1	R/W	V	√	-	00H
F0073H	Input switch control register	ISC	R/W	V	√	-	00H
F0074H	Timer input select register 0	TIS0	R/W	_	√	_	00H
F0076H	A/D port configuration register	ADPC	R/W	_	√	_	00H
F0077H	Peripheral I/O redirection register	PIOR	R/W	_	√	-	00H
F0078H	Invalid memory access detection control register	IAWCTL	R/W	-	√	_	00H
F0079H	Timer output select register Note 2	TOS	R/W	V	√	-	00H
F0090H	Data flash control register	DFLCTL	R/W	V	√	-	00H
F00A0H	High-speed on-chip oscillator trimming register	HIOTRM	R/W	-	√	_	Undefined Note 1
F00A8H	High-speed on-chip oscillator frequency select register	HOCODIV	R/W	-	√	_	Undefined

Notes

- 1. The value after a reset is adjusted at the time of shipment.
- **2.** 44-, 48-, 52-, and 64-pin product only.
- 3. The value after a reset is a value set in FRQSEL2 to FRQSEL0 of the option byte (000C2H).

Table 3-6. Extended SFR (2nd SFR) List (2/6)

R/R/R/R/R/R/R/SSR00 FSSR01 FSSR01 FSSR01 R/SIR00 R/	R/W	Manip 1-bit -	ulable Bit F 8-bit √ √ √ √ √ √ √ √ √ √ √ √ √ √ √ ✓ √ ✓	16-bit √ - - - √ √ √ √ √ √ √	0000H 0000H 000H 000H 000H 00H 00H 00H
R/ R/ R/ R/ F SSR00 F SSR01 F SIR00 R/	R/W	- - - - - - - - -	- - - - - - - -	\	0000H 00H 00H 00H 00H Undefined 0000H
R/ R/ R/ R/ F SSR00 F SSR01 F SIR00 R/	R/W	- √ √ - - - - - -	- \lambda \lambda \lambda \lambda \lambda - \lambda -	√ √ √	0000H 00H 00H 00H 00H Undefined 0000H
R/ R/ R/ F SSR00 F SSR01 F SIR00 R/	R/W R/W R/W R R R R R R R R R	\ \daggred \	\lambda \lambd	- - - - - \	00H 00H 00H 00H Undefined 0000H
R/ R/ F SSR00 F SSR01 F SIR00 R/	R/W R/W R R R R R R	\frac{1}{\sqrt{1}}	\lambda \lambd	- - - \ \	00H 00H 00H Undefined 0000H
R/ R/ F SSR00 F SSR01 F SIR00 R/	R/W R R R R	- √	\lambda \lambd		00H O0H Undefined 0000H 0000H
SSR00 F SSR01 F SIR00 R/	R/W R R R	\	\[\sqrt{\sqrt{\sqrt{\sqrt{\chi}}} \sqrt{\sqrt{\chi}} \] \[\sqrt{\sqrt{\chi}} \] \[- \sqrt{\sqrt{\chi}} \] \[- \sqrt{\sqrt{\chi}} \]		00H Undefined 0000H
SSR00 F SSR01 F SIR00 R/ SIR01 R/	R R R	- - - -	\frac{}{} - \frac{}{\sq		Undefined 0000H 0000H
SSR00 F SSR01 F SIR00 R/ SIR01 R/	R R	- - -	√ - √ -	√ √	0000Н
SSR01 F SIR00 R/ SIR01 R/	R R/W	- - -		√ V	0000Н
SIR00 R/	R/W	- - -	√ -	·	
SIR00 R/	R/W	-	_	·	
SIR01 R/		_		√	0000
SIR01 R/			V	√	00001
	R/W	_		l l	UUUUП
	R/W		_		
R/		_	V	V	0000H
R/		_	_		
	R/W	_	_	√	0020H
R/	R/W	_	_	√	0020H
R/	R/W	_	_	√	0087H
R/	R/W	_	_	√	0087H
SE0 F	R	V	V	√	0000H
		_	_		
SS0 R/	R/W	V	√	√	0000H
		_	_		
STO R/	R/W	V	√	√	0000H
		_	_		
SPS0 R/	R/W	_	√	V	0000H
		_	_		
R	R/W	_	_	√	0303H
SOE0 R	R/W	√	√	√	0000H
	···			'	
SOL0 R	R/W		√	V	0000H
- 3-0				·	333011
SSC0 R	R/W/			√ l	0000H
	\\\\\		_	·	000011
	SE0 SS0 F ST0 F SPS0 F SOE0 F SOL0 F	SS0 R/W ST0 R/W SPS0 R/W SOE0 R/W SOL0 R/W	R/W	R/W	R/W - - √ SE0 R √ √ √ SS0 R/W √ √ √ ST0 R/W √ √ √ SPS0 R/W - √ √ R/W - - √ √ SOE0 R/W √ √ √ √ SOL0 R/W - √ √ √ SSC0 R/W - √ √ √

Table 3-6. Extended SFR (2nd SFR) List (3/6)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manip	ulable Bit	Range	After Reset
				1-bit	8-bit	16-bit	
F0180H	Timer counter register 00	TCR00	R	_	_	√	FFFFH
F0181H							
F0182H	Timer counter register 01	TCR01	R	_	_	√	FFFFH
F0183H							
F0184H	Timer counter register 02	TCR02	R	-	_	√	FFFFH
F0185H							
F0186H	Timer counter register 03	TCR03	R	-	_	√	FFFFH
F0187H							
F0188H	Timer counter register 04	TCR04	R	-	_	√	FFFFH
F0189H							
F018AH	Timer counter register 05	TCR05	R	-	-	√	FFFFH
F018BH							
F018CH	Timer counter register 06	TCR06	R	-	_	√	FFFFH
F018DH							
F018EH	Timer counter register 07	TCR07	R	-	_	\checkmark	FFFFH
F018FH							
F0190H	Timer mode register 00	TMR00	R/W	-	_	\checkmark	0000H
F0191H							
F0192H	Timer mode register 01	TMR01	R/W	_	_	√	0000H
F0193H							
F0194H	Timer mode register 02	TMR02	R/W	_	_	√	0000H
F0195H							
F0196H	Timer mode register 03	TMR03	R/W	-	_	\checkmark	0000H
F0197H							
F0198H	Timer mode register 04	TMR04	R/W	_	_	√	0000H
F0199H							
F019AH	Timer mode register 05	TMR05	R/W	_		√	0000H
F019BH							
F019CH	Timer mode register 06	TMR06	R/W	_	_	√	0000H
F019DH							
F019EH	Timer mode register 07	TMR07	R/W	_	_	\checkmark	0000H
F019FH							

Table 3-6. Extended SFR (2nd SFR) List (4/6)

Address	Special Function Register (SFR) Name Symbol R/W		R/W	Manipulable Bit Range			After Reset	
					1-bit	8-bit	16-bit	
F01A0H	Timer status register 00	TSR00L	TSR00	R	_	√	√	0000H
F01A1H		_	1		_	_		
F01A2H	Timer status register 01	TSR01L	TSR01	R	_	√	√	0000H
F01A3H		_	1		_	_		
F01A4H	Timer status register 02	TSR02L	TSR02	R	_	√	√	0000H
F01A5H		_	1		_	_	1	
F01A6H	Timer status register 03	TSR03L	TSR03	R	_	√	√	0000H
F01A7H		_	1		_	_	1	
F01A8H	Timer status register 04	TSR04L	TSR04	R	_	√	√	0000H
F01A9H		_	1		_	_	1	
F01AAH	Timer status register 05	TSR05L	TSR05	R	_	√	√	0000H
F01ABH		_	1		_	_		
F01ACH	Timer status register 06	TSR06L	TSR06	R	-	√	√	0000H
F01ADH		_	1		_	_	1	
F01AEH	Timer status register 07	TSR07L	TSR07	R	_	√	√	0000H
F01AFH		-]		-	-		
F01B0H	Timer channel enable status register 0	TE0L	TE0	R	√	√	√	0000H
F01B1H		_	1		_	_		
F01B2H	Timer channel start register 0	TS0L	TS0	R/W	√	√	√	0000H
F01B3H		-]		-	-		
F01B4H	Timer channel stop register 0	TT0L	TT0	R/W	√	√	√	0000H
F01B5H		_			_	_		
F01B6H	Timer clock select register 0	TPS0		R/W	_	_	√	0000H
F01B7H								
F01B8H	Timer output register 0	TO0L	TO0	R/W	_	√	√	0000H
F01B9H		_]		_	_		
F01BAH	Timer output enable register 0	TOE0L	TOE0	R/W	√	√	√	0000H
F01BBH		_			-	-		
F01BCH	Timer output level register 0	TOL0L	TOL0	R/W	ı	√	√	0000H
F01BDH		_			I	_		
F01BEH	Timer output mode register 0	TOM0L	TOM0	R/W	I	√	√	0000H
F01BFH		_			ı	-		
F0230H	IICA control register 00	IICCTL00)	R/W	√	√	-	00H
F0231H	IICA control register 01	IICCTL01	l	R/W	√	√	-	00H
F0232H	IICA low-level width setting register 0	IICWL0		R/W	_	√	_	FFH
F0233H	IICA high-level width setting register 0	IICWH0		R/W	_	√	_	FFH
F0234H	Slave address register 0	SVA0		R/W	_	√	_	00H
F02F0H	Flash memory CRC control register	CRC0CTL		R/W	√	√	_	00H
F02F2H	Flash memory CRC operation result register	PGCRCL	-	R/W	_	_	√	0000H
F02FAH	CRC data register	CRCD		R/W	_	_	√	0000H

Table 3-6. Extended SFR (2nd SFR) List (5/6)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manip	oulable Bit	Range	After Reset
				1-bit	8-bit	16-bit	
F0300H	LCD port function register 0	PFSEG0	R/W	\checkmark	√	-	F0H
F0301H	LCD port function register 1	PFSEG1	R/W	$\sqrt{}$	√	_	FFH
F0302H	LCD port function register 2	PFSEG2	R/W	√	√	_	FFH
F0303H	LCD port function register 3	PFSEG3	R/W	$\sqrt{}$	√	-	FFH
F0304H	LCD port function register 4	PFSEG4	R/W	$\sqrt{}$	√	-	7FH
F0308H	LCD Input switch control register	ISCLCD	R/W	$\sqrt{}$	√	-	00H
F0400H	LCD display data memory 0	SEG0	R/W		√	-	00H
F0401H	LCD display data memory 1	SEG1	R/W	_	√	_	00H
F0402H	LCD display data memory 2	SEG2	R/W	-	√	-	00H
F0403H	LCD display data memory 3	SEG3	R/W	-	√	-	00H
F0404H	LCD display data memory 4	SEG4	R/W	-	√	-	00H
F0405H	LCD display data memory 5	SEG5	R/W	-	√	_	00H
F0406H	LCD display data memory 6	SEG6	R/W	_	√	_	00H
F0407H	LCD display data memory 7	SEG7	R/W	_	√	_	00H
F0408H	LCD display data memory 8	SEG8	R/W	_	√	_	00H
F0409H	LCD display data memory 9	SEG9	R/W	_	√	_	00H
F040AH	LCD display data memory 10	SEG10	R/W	_	√	_	00H
F040BH	LCD display data memory 11	SEG11	R/W	-	√	-	00H
F040CH	LCD display data memory 12	SEG12	R/W	_	√	_	00H
F040DH	LCD display data memory 13	SEG13	R/W	_	√	_	00H
F040EH	LCD display data memory 14	SEG14	R/W	-	√	-	00H
F040FH	LCD display data memory 15	SEG15	R/W	-	√	-	00H
F0410H	LCD display data memory 16	SEG16	R/W	-	√	-	00H
F0411H	LCD display data memory 17	SEG17	R/W	-	√	_	00H
F0412H	LCD display data memory 18	SEG18	R/W	-	√	-	00H
F0413H	LCD display data memory 19	SEG19	R/W	-	√	-	00H
F0414H	LCD display data memory 20	SEG20	R/W	_	√	_	00H
F0415H	LCD display data memory 21	SEG21	R/W	_	√	_	00H
F0416H	LCD display data memory 22	SEG22	R/W	_	√	_	00H
F0417H	LCD display data memory 23	SEG23	R/W	_	√	_	00H
F0418H	LCD display data memory 24	SEG24	R/W	- ,	√	_	00H
F0419H	LCD display data memory 25	SEG25	R/W	_	√	_	00H

Table 3-6. Extended SFR (2nd SFR) List (6/6)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range		After Reset	
				1-bit	8-bit	16-bit	
F041AH	LCD display data memory 26	SEG26	R/W	-	\checkmark	-	00H
F041BH	LCD display data memory 27	SEG27	R/W	-	√	-	00H
F041CH	LCD display data memory 28	SEG28	R/W	-	√	-	00H
F041DH	LCD display data memory 29	SEG29	R/W	_	√	-	00H
F041EH	LCD display data memory 30	SEG30	R/W	-	√	-	00H
F041FH	LCD display data memory 31	SEG31	R/W	-	√	-	00H
F0420H	LCD display data memory 32	SEG32	R/W	-	\checkmark	-	00H
F0421H	LCD display data memory 33	SEG33	R/W	-	√	-	00H
F0422H	LCD display data memory 34	SEG34	R/W	-	√	-	00H
F0423H	LCD display data memory 35	SEG35	R/W	-	√	-	00H
F0424H	LCD display data memory 36	SEG36	R/W	_	√	_	00H
F0425H	LCD display data memory 37	SEG37	R/W	_	√	_	00H
F0426H	LCD display data memory 38	SEG38	R/W	_	√	_	00H

Remark For SFRs in the SFR area, see Table 3-5 SFR List.


3.3 Instruction Address Addressing

3.3.1 Relative addressing

[Function]

Relative addressing stores in the program counter (PC) the result of adding a displacement value included in the instruction word (signed complement data: –128 to +127 or –32768 to +32767) to the program counter (PC)'s value (the start address of the next instruction), and specifies the program address to be used as the branch destination. Relative addressing is applied only to branch instructions.

Figure 3-12. Outline of Relative Addressing



3.3.2 Immediate addressing

[Function]

Immediate addressing stores immediate data of the instruction word in the program counter, and specifies the program address to be used as the branch destination.

For immediate addressing, CALL !!addr20 or BR !!addr20 is used to specify 20-bit addresses and CALL !addr16 or BR !addr16 is used to specify 16-bit addresses. 0000 is set to the higher 4 bits when specifying 16-bit addresses.

Figure 3-13. Example of CALL !!addr20/BR !!addr20





Figure 3-14. Example of CALL !addr16/BR !addr16



3.3.3 Table indirect addressing

[Function]

Table indirect addressing specifies a table address in the CALLT table area (0080H to 00BFH) with the 5-bit immediate data in the instruction word, stores the contents at that table address and the next address in the program counter (PC) as 16-bit data, and specifies the program address. Table indirect addressing is applied only for CALLT instructions.

In the RL78 microcontrollers, branching is enabled only to the 64 KB space from 00000H to 0FFFFH.





Figure 3-15. Outline of Table Indirect Addressing

3.3.4 Register indirect addressing

[Function]

Register indirect addressing stores in the program counter (PC) the contents of a general-purpose register pair (AX/BC/DE/HL) and CS register of the current register bank specified with the instruction word as 20-bit data, and specifies the program address. Register indirect addressing can be applied only to the CALL AX, BC, DE, HL, and BR AX instructions.



RENESAS

Figure 3-16. Outline of Register indirect Addressing

3.4 Addressing for Processing Data Addresses

3.4.1 Implied addressing


[Function]

Instructions for accessing registers (such as accumulators) that have special functions are directly specified with the instruction word, without using any register specification field in the instruction word.

[Operand format]

Implied addressing can be applied only to MULU X.

Figure 3-17. Outline of Implied Addressing




3.4.2 Register addressing

[Function]

Register addressing accesses a general-purpose register as an operand. The instruction word of 3-bit long is used to select an 8-bit register and the instruction word of 2-bit long is used to select a 16-bit register.

Identifier	Description
r	X, A, C, B, E, D, L, H
rp	AX, BC, DE, HL

Figure 3-18. Outline of Register Addressing



3.4.3 Direct addressing

[Function]

Direct addressing uses immediate data in the instruction word as an operand address to directly specify the target address

Identifier	Description
!addr16	Label or 16-bit immediate data (only the space from F0000H to FFFFFH is specifiable)
ES:!addr16	Label or 16-bit immediate data (higher 4-bit addresses are specified by the ES register)

Figure 3-19. Example of ADDR16





Figure 3-20. Example of ES:ADDR16



3.4.4 Short direct addressing


[Function]

Short direct addressing directly specifies the target addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFE20H to FFF1FH.

[Operand format]

Identifier	Description				
SADDR	Label, FFE20H to FFF1FH immediate data, or 0FE20H to 0FF1FH immediate data				
	(only the space from FFE20H to FFF1FH is specifiable)				
SADDRP	Label, FFE20H to FFF1FH immediate data, or 0FE20H to 0FF1FH immediate data (even address only) (only the space from FFE20H to FFF1FH is specifiable)				

Figure 3-21. Outline of Short Direct Addressing



Remark SADDR and SADDRP are used to describe the values of addresses FE20H to FF1FH with 16-bit immediate data (higher 4 bits of actual address are omitted), and the values of addresses FFE20H to FFF1FH with 20-bit immediate data.

Regardless of whether SADDR or SADDRP is used, addresses within the space from FFE20H to FFF1FH are specified for the memory.


3.4.5 SFR addressing

[Function]

SFR addressing directly specifies the target SFR addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFF00H to FFFFFH.

Identifier	Description
SFR	SFR name
SFRP	16-bit-manipulatable SFR name (even address)

Figure 3-22. Outline of SFR Addressing



3.4.6 Register indirect addressing

[Function]

Register indirect addressing directly specifies the target addresses using the contents of the register pair specified with the instruction word as an operand address.

Identifier	Description
-	[DE], [HL] (only the space from F0000H to FFFFFH is specifiable)
_	ES:[DE], ES:[HL] (higher 4-bit addresses are specified by the ES register)

Figure 3-23. Example of [DE], [HL]





Figure 3-24. Example of ES:[DE], ES:[HL]




3.4.7 Based addressing

[Function]

Based addressing uses the contents of a register pair specified with the instruction word or 16-bit immediate data as a base address, and 8-bit immediate data or 16-bit immediate data as offset data. The sum of these values is used to specify the target address.

Identifier	Description
_	[HL + byte], [DE + byte], [SP + byte] (only the space from F0000H to FFFFFH is specifiable)
_	word[B], word[C] (only the space from F0000H to FFFFFH is specifiable)
_	word[BC] (only the space from F0000H to FFFFFH is specifiable)
_	ES:[HL + byte], ES:[DE + byte] (higher 4-bit addresses are specified by the ES register)
_	ES:word[B], ES:word[C] (higher 4-bit addresses are specified by the ES register)
_	ES:word[BC] (higher 4-bit addresses are specified by the ES register)


Figure 3-25. Example of [SP+byte]



[HL + byte], [DE + byte] <1> <2> <1> <2> FFFFFH Instruction code Target OP-code Target memory <2> Offset array of data <2> byte <1> Address of Other data in an array the array rp(HL/DE) F0000H • Either pair of registers <1> specifies the address where the target array of data starts in the 64-Kbyte area from F0000H to FFFFFH. "byte" <2> specifies an offset within the array to the target location in memory. Memory

Figure 3-26. Example of [HL + byte], [DE + byte]


Figure 3-27. Example of word[B], word[C]



[BC] word FFFFFH <1> <2> Array of Target memory Instruction code <2> word-sized <2> Offset data rp(BC) OP-code Address of a word Low Addr. <1> within an array F0000H High Addr. • "word" <1> specifies the address where the target array of word-sized data starts in the 64-Kbyte area from F0000H to FFFFFH. • A pair of registers <2> specifies an offset within Memory the array to the target location in memory.

Figure 3-28. Example of word[BC]

Figure 3-29. Example of ES:[HL + byte], ES:[DE + byte]



- Either pair of registers <2> specifies the address where the target array of data starts in the 64-Kbyte area specified in the ES register <1>.
- "byte" <3> specifies an offset within the array to the target location in memory.




Figure 3-30. Example of ES:word[B], ES:word[C]

- 1-Mbyte space as the four higher-order bits, X, of the address range.
- "word" <2> specifies the address where the target array of word-sizeddata starts in the 64-Kbyte area specified in the ES register <1>.
- Either register <3> specifies an offset within the array to the target location in memory.

ES: word [BC] <1> <2> <3> XFFFFH Array of Instruction code Target memory <3> word-sized Offset OP-code data rp(BC) Low Addr. Address of a word within an array X0000H X0000H High Addr. <1> Specifies a 64-Kbyte area ES • The ES register <1> specifies a 64-Kbyte area within the overall 1-Mbyte space as the four higher-order bits, X, of Memory the address range. "word" <2> specifies the address where the target array of

Figure 3-31. Example of ES:word[BC]

ES register <1>. A pair of registers <3> specifies an offset within the array to the target location in memory.

word-sized data starts in the 64-Kbyte area specified in the

3.4.8 Based indexed addressing

[Function]

Based indexed addressing uses the contents of a register pair specified with the instruction word as the base address, and the content of the B register or C register similarly specified with the instruction word as offset address. The sum of these values is used to specify the target address.

Identifier	Description			
_	[HL+B], [HL+C] (only the space from F0000H to FFFFFH is specifiable)			
-	ES:[HL+B], ES:[HL+C] (higher 4-bit addresses are specified by the ES register)			

Figure 3-32. Example of [HL+B], [HL+C]





Figure 3-33. Example of ES:[HL+B], ES:[HL+C]



- A pair of registers <2> specifies the address where the target array of data starts in the 64-Kbyte area specified in the ES register <1>.
- Either register <3> specifies an offset within the array to the target location in memory.

3.4.9 Stack addressing

[Function]


The stack area is indirectly addressed with the stack pointer (SP) contents. This addressing is automatically employed when the PUSH, POP, subroutine call, and return instructions are executed or the register is saved/restored upon generation of an interrupt request.

Stack addressing is applied only to the internal RAM area.

[Description format]

Identifier	Description
_	PUSH PSW AX/BC/DE/HL
	POP PSW AX/BC/DE/HL
	CALL/CALLT
	RET
	BRK
	RETB (Interrupt request generated)
	RETI

Figure 3-34. Example of PUSH rp




the PSW).

POP rp <1> <2> SP+2 <1> SP SP+1 (SP+1) Stack Instruction code area SP (SP) OP-code <2> SP F0000H rp Stack addressing is specified <1>. • The contents of addresses SP and SP + 1 are stored in the lower-order and higher-order bytes of the pair of registers indicated by rp <2>, respectively. Memory • The value of SP <3> is increased by two (if rp is the program

Figure 3-35. Example of POP





• The values of PC bits 19 to 16, 15 to 8, and 7 to 0 are stored in addresses SP – 1, SP – 2, SP – 3, and SP – 4, respectively <2>.

status word (PSW), the content of address SP + 1 is stored in

• The value of the SP <3> is decreased by 4.





Figure 3-38. Example of Interrupt, BRK



- The values of the PSW, PC bits 19 to 16, 15 to 8, and 7 to 0 are stored in addresses SP – 1, SP – 2, SP – 3, and SP – 4, respectively <2>.
- The value of the SP <3> is decreased by 4.




Figure 3-39. Example of RETI, RETB

<2>.
• The value of SP <3> is increased by four.

CHAPTER 4 PORT FUNCTIONS

4.1 Port Functions

The RL78/L12 microcontrollers are provided with digital I/O ports, which enable variety of control operations. In addition to the function as digital I/O ports, these ports have several alternate functions. For details of the alternate functions, see CHAPTER 2 PIN FUNCTIONS.

4.2 Port Configuration

Ports include the following hardware.

Table 4-1. Port Configuration

Item	Configuration
Control registers	Port mode registers (PM1 to PM7, PM12, PM14) Port registers (P1 to P7, P12-P14) Pull-up resistor option registers (PU1, PU3 to PU5, PU7, PU12, PU14) Port input mode register (PIM1) Port output mode register (POM1) Port mode control registers (PMC1, PMC4, PMC12, PMC14) A/D port configuration register (ADPC) Peripheral I/O redirection register (PIOR) LCD port function registers (PFSEG0 PFSEG4) LCD input switch control register (ISCLCD)
Port	32-pin products Total: 20 (CMOS I/O: 15, CMOS input: 3, N-ch open drain I/O: 2) 44-pin products Total: 29 (CMOS I/O: 22, CMOS input: 5, N-ch open drain I/O: 2) 48-pin products Total: 33 (CMOS I/O: 26, CMOS input: 5, N-ch open drain I/O: 2) 52-pin products Total: 37 (CMOS I/O: 30, CMOS input: 5, N-ch open drain I/O: 2) 64-pin products Total: 47 (CMOS I/O: 39, CMOS input: 5, CMOS output: 1, N-ch open drain I/O: 2)
Pull-up resistor	32-pin products Total: 13 44-pin products Total: 20 48-pin products Total: 24 52-pin products Total: 28 64-pin products Total: 37

4.2.1 Port 1

Port 1 is an I/O port with an output latch. Port 1 can be set to the input mode or output mode in 1-bit units using port mode register 1 (PM1). When the P10 to P17 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 1 (PU1).

Input to the P10, P11, P15, and P16 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units using port input mode register 1 (PIM1).

Output from the P10, P12, P15, and P17 pins can be specified as a normal CMOS output or N-ch open-drain output (V_{DD} tolerance Note 1/EV_{DD} tolerance Note 2) in 1-bit units using port output mode register 1 (POM1).

To use P13 and P14 as input pins, set them in the digital input mode or analog input mode by using port mode control register 1 (PMC1) (can be specified in 1-bit units).

This port can also be used for serial interface data I/O, serial interface clock I/O, programming UART I/O, timer I/O, segment output of the LCD controller/driver, external interrupt request input, and A/D converter analog input.

When reset signal is generated, the following configuration will be set.

- P10 to P12 and P05 to P07 pins ··· Input mode
- P13 and P14 pins ··· Analog input

Notes 1. 32-, 44-, 48-, and 52-pin products: VDD tolerance

2. 64-pin products: EVDD tolerance

4.2.2 Port 2

Port 2 is an I/O port with an output latch. Port 2 can be set to the input mode or output mode in 1-bit units using port mode register 2 (PM2).

This port can also be used for A/D converter analog input and reference voltage input (+ side and - side).

To use P20/ANI0 to P21/ANI1 as digital input/output pins, set them in the digital I/O mode by using the A/D port configuration register (ADPC). Use these pins starting from the upper bit.

To use P20/ANI0 to P21/ANI1 as analog input pins, set them in the analog input mode by using the A/D port configuration register (ADPC) and in the input mode by using the PM2 register. Use these pins starting from the lower bit.

P20/ANI0 to P21/ANI1 Pins ADPC Register **ADS Register** PM2 Register Digital I/O selection Input mode Digital input Output mode Digital output Analog input selection Input mode Selects ANI. Analog input (to be converted) Does not select ANI. Analog input (not to be converted) Output mode Selects ANI Setting prohibited Does not select ANI.

Table 4-2. Setting Functions of P20/ANI0 to P21/ANI1 Pins

All P20/ANI0 to P21/ANI1 are set in the analog input mode when the reset signal is generated.

4.2.3 Port 3

Port 3 is an I/O port with an output latch. Port 3 can be set to the input mode or output mode in 1-bit units using port mode register 3 (PM3). When the P30 to P32 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 3 (PU3).

This port can also be used for external interrupt request input, real-time clock correction clock output, segment output of the LCD controller/driver, and timer I/O.

Reset signal generation sets P30 to P32 to input mode.

4.2.4 Port 4

Port 4 is an I/O port with an output latch. Port 4 can be set to the input mode or output mode in 1-bit units using port mode register 4 (PM4). When the P40 to P43 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 4 (PU4).

Be sure to connect an external pull-up resistor to P40 when on-chip debugging is enabled (by using an option byte).

This port can also be used for segment output of the LCD controller/driver, external interrupt request input, data I/O for a flash memory programmer/debugger, timer I/O, and A/D converter analog input.

Reset signal generation sets P40, P42, and P43 to input mode, and sets P41 to analog input.

4.2.5 Port 5

Port 5 is an I/O port with an output latch. Port 5 can be set to the input mode or output mode in 1-bit units using port mode register 5 (PM5). When the P50 to P54 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 5 (PU5).

This port can also be used for external interrupt request input, segment output of the LCD controller/driver, and timer I/O.

Reset signal generation sets port 5 to input mode.

4.2.6 Port 6

Port 6 is an I/O port with an output latch. Port 6 can be set to the input mode or output mode in 1-bit units using port mode register 6 (PM6).

The output of the P60 and P61 pins is N-ch open-drain output (EVDD tolerance Note).

This port can also be used for segment output of the LCD controller driver, serial interface data I/O, and serial interface clock I/O

Reset signal generation sets port 6 to input mode.

Note 32-, 44-, 48-, and 52-pin products: VDD tolerance

64-pin products: EVDD tolerance

4.2.7 Port 7

Port 7 is an I/O port with an output latch. Port 7 can be set to the input mode or output mode in 1-bit units using port mode register 7 (PM7). When used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 7 (PU7).

This port can also be used for key interrupt input and segment output of the LCD controller/driver.

Reset signal generation sets port 7 to input mode.

4.2.8 Port 12

P120 and P125 to P127 are 4-bit I/O ports with an output latch. These port pins can be set to the input mode or output mode in 1-bit units using port mode register 12 (PM12). When used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 12 (PU12).

P121 to P124 are 4-bit input-only ports.

Digital input/output or analog input can be specified for the P120 pin using port mode control register 12 (PMC12).

This port can also be used for A/D converter analog input, connecting resonator for main system clock, connecting resonator for subsystem clock, external clock input for main system clock, external clock input for subsystem clock, segment output of the LCD controller/driver, connecting the capacitor for the LCD controller/driver, and voltage pin for driving the LCD.

Reset signal generation sets P120 to analog input, and sets P121 to P127 to input mode.

4.2.9 Port 13


P130 is a 1-bit output-only port with an output latch.

P137 is a 1-bit input-only port.

P130 is fixed an output port, and P137 is fixed an input port.

This port can also be used for external interrupt request input.

Remark When a reset takes effect, P130 outputs a low-level signal. If P130 is set to output a high-level signal before a reset takes effect, the output signal of P130 can be dummy-output as the CPU reset signal.



4.2.10 Port 14

Port 14 is an I/O port with an output latch. Port 14 can be set to the input mode or output mode in 1-bit units using port mode register 14 (PM14). When the P140 to P147 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 14 (PU14).

Digital input/output or analog input can be specified for the P142 to P145 pins using port mode control register 14 (PMC14).

This port can also be used for clock/buzzer output, segment output of the LCD controller/driver, A/D converter analog input, and timer I/O.

Reset signal generation sets P140, P141, P146, and P147 to input mode, and sets P142 to P145 to analog input.

4.3 Registers Controlling Port Function

Port functions are controlled by the following registers.

- Port mode registers (PMxx)
- Port registers (Pxx)
- Pull-up resistor option registers (PUxx)
- Port input mode registers (PIMxx)
- Port output mode registers (POMxx)
- Port mode control registers (PMCxx)
- A/D port configuration register (ADPC)
- Peripheral I/O redirection register (PIOR)
- LCD port function registers (PFSEG0 to PFSEG4)
- LCD input switch control register (ISCLCD)

Caution The undefined bits in each register vary by product and must be used with their initial value.

Table 4-3. PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits mounted on each product (1/3)

Port	Port Bit name							64	52	48	44	32
	1 11111 1 11111 1 111111 1 111111		PMCxx register	pin	pin	pin	pin	pin				
Port 0	-	-	-	-	-	-	-	-	_	_	-	-
Port 1	0	PM10	P10	PU10	PIM10	POM10	-	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
	1	PM11	P11	PU11	PIM11	-	ı	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	√	$\sqrt{}$
	2	PM12	P12	PU12	ı	POM12	ı	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	√	$\sqrt{}$
	3	PM13	P13	PU13	-	-	PMC13	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	√	$\sqrt{}$
	4	PM14	P14	PU14	-	-	PMC14	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
	5	PM15	P15	PU15	PIM15	POM15	I	\checkmark		√	√	\checkmark
	6	PM16	P16	PU16	PIM16	-	-	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
	7	PM17	P17	PU17	-	POM17	ı	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	√	$\sqrt{}$
Port 2	0	PM20	P20	ı	ı	ı	ı	\checkmark	$\sqrt{}$	$\sqrt{}$	V	$\sqrt{}$
	1	PM21	P21	ı	ı	ı	ı	\checkmark	$\sqrt{}$	$\sqrt{}$	V	$\sqrt{}$
	2	_	ı	ı	ı	ı	ı	ı	_	_	_	_
	3	_	ı	ı	ı	ı	ı	ı	_	_	_	_
	4	-				ı	ı	ı	_	_		_
	5	-	ı	ı	ı	ı	ı	ı	-	_	-	_
	6	_						ı	_	_	_	_
	7	_	-	_	_	_	-	-	_	_	_	_

Table 4-3. PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits mounted on each product (2/3)

Port				Bit n	ame			64	52	48	44	32
		PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PMCxx register	pin	pin	pin	pin	pin
Port 3	0	PM30	P30	PU30	_	-	-	√	√	√	√	√
	1	PM31	P31	PU31	_	_	_	1	√	√	√	-
	2	PM32	P32	PU32	_	_	_	√	√	√	√	-
	3	_	_	_	_	_	_	_	_	_	_	-
	4	_	_	_	_	_	_	_	-	_	-	-
	5	_	_	_	_	_	_	_	_	_	_	-
	6	_	_	-	_	-	-	-	-	-	-	-
	7	_	_	-	_	-	-	-	-	-	-	-
Port 4	0	PM40	P40	PU40	_	-	-	√	$\sqrt{}$	√	√	$\sqrt{}$
	1	PM41	P41	PU41	_	_	PMC41	V	√	√	-	-
	2	PM42	P42	PU42	_	_	_	V	√	_	_	-
	3	PM43	P43	PU43	_	_	_	V	-	-	-	-
	4	_	_	_	_	_	_	_	_	_	_	_
	5	_	_	_	_	_	_	_	_	_	_	-
	6	_	_	_	_	_	_	_	-	_	-	-
	7	_	_	_	_	_	_	_	_	_	_	-
Port 5	0	PM50	P50	PU50	_	_	_	V	√	√	-	_
	1	PM51	P51	PU51	_	_	_	V	√	_	_	-
	2	PM52	P52	PU52	_	_	_	V	-	_	-	-
	3	PM53	P53	PU53	_	_	_	V	_	_	_	-
	4	PM54	P54	PU54	_	-	-	V	-	_	-	_
	5	-	_	-	_	-	-	_	-	_	-	_
	6	ı	_	-	_	-	-	-	-	-	-	-
	7	_	-	-	_	-	-	_	-	_	-	-
Port 6	0	PM60	P60	_	_	-	-	√	√	√	√	1
	1	PM61	P61	_	_	_	_	√	√	√	√	√
	2	_	-	-	_	-	-	_	-	_	-	-
	3	_	_	-	_	-	-	-	-	-	-	-
	4	ı	_	-	_	-	-	-	-	-	-	-
	5	_	-	-	_	-	-	_	-	_	-	-
	6	ı	_	-	_	-	-	-	-	-	-	-
	7	_	_	_	_	_	_	_	-	-	-	-
Port 7	0	PM70	P70	PU70	_	_	_	√	√	√	_	_
	1	PM71	P71	PU71	_	_	_	√	√	-	-	_
	2	PM72	P72	PU72	-	-	-	√	-	_	_	-
	3	PM73	P73	PU73	_	_	_	√	-	-	-	_
	4	PM74	P74	PU74	-	-	-	√	-	_	-	-
	5	-	-	_	-	_	_	_	-	_	-	-
	6	_	-	-	-	-	-	_	-	_	-	-
	7	1	_	-	-	-	-	_	-	_	-	-

Table 4-3. PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits mounted on each product (3/3)

Port				Bit n	ame			64	52	48	44	32
							PMCxx register	pin	pin	pin	pin	pin
Port 8	-	-	-	-	-	-	-	_	-	_	-	-
Port 9	_		-	-	-	-	-	_	-	_	-	-
Port 10	-	=	-	-	-	-	-	-	-	-	-	-
Port 11	_	-	-	-	-	-	-	_	-	_	-	-
Port 12	0	PM120	P120	PU120	-	-	PMC120	$\sqrt{}$	$\sqrt{}$	√	$\sqrt{}$	-
	1	ı	P121	ı	ı	ı	_	V	$\sqrt{}$	√	$\sqrt{}$	\checkmark
	2	-	P122	-	-	-	_	$\sqrt{}$	√	√	√	\checkmark
	3	=	P123	-	=	=	=	$\sqrt{}$	√	√	√	-
	4	-	P124	-	-	-	_	$\sqrt{}$	√	√	√	-
	5	PM125	P125	PU125	-	=	_	$\sqrt{}$	√	√	√	-
	6	PM126	P126	PU126	-	-	_	V	√	√	√	√
	7	PM127	P127	PU127	=	=	=	$\sqrt{}$	√	√	√	1
Port 13	0	=	P130	-	-	-	-	$\sqrt{}$	-	-	-	-
	1	ı	ı	ı	ı	ı	_	ı	_	_	_	_
	2	ı	ı	ı	ı	ı	_	ı	_	_	_	_
	3	ı	I	I	I	I	_	ı	_	_	_	_
	4	1	ı	ı	ı	1	-	ı	-	-	-	-
	5	١	ı	ı	ı	1	-	ı	_	_	_	-
	6	Ī	-	-	-	-	_	-	_	_	_	-
	7	-	P137	-	-	-	_	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
Port 14	0	PM140	P140	PU140	ı	ı	_	\checkmark	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	\checkmark
	1	PM141	P141	PU141	ı	ı	_	\checkmark	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	-
	2	PM142	P142	PU142	ı	ı	PMC142	\checkmark	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	-
	3	PM143	P143	PU143	ı	ı	PMC143	\checkmark	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	-
	4	PM144	P144	PU144	-	-	PMC144	$\sqrt{}$	√	√	-	-
	5	PM145	P145	PU145	-	-	PMC145	$\sqrt{}$	√	-	_	-
	6	PM146	P146	PU146	-	-	-	$\sqrt{}$	_	-	_	-
	7	PM147	P147	PU147	-	_	_	$\sqrt{}$	_	_	_	-
Port 15	-	ı	ı	ı	1	1	-	ı	-	-	-	-

The format of each register is described below. The description here uses the 64-pin products as an example.

For the registers mounted on others than 64-pin products, refer to table 4-3.

4.3.1 Port mode registers (PMxx)

These registers specify input or output mode for the port in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

When port pins are used as alternate-function pins, set the port mode register by referencing **4.5 Register Settings**When Using Alternate Function.

Figure 4-1. Format of Port Mode Register (64-pin products)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10	FFF21H	FFH	R/W
PM2	1	1	1	1	1	1	PM21	PM20	FFF22H	FFH	R/W
		_									
РМ3	1	1	1	1	1	PM32	PM31	PM30	FFF23H	FFH	R/W
PM4	1	1	1	1	PM43	PM42	PM41	PM40	FFF24H	FFH	R/W
ı											
PM5	1	1	1	PM54	PM53	PM52	PM51	PM50	FFF25H	FFH	R/W
,											
PM6	1	1	1	1	1	1	PM61	PM60	FFF26H	FFH	R/W
1	1	1		1			1	1			
PM7	1	1	1	PM74	PM73	PM72	PM71	PM70	FFF27H	FFH	R/W
i		1						1			
PM12	PM127	PM126	PM125	1	1	1	1	PM120	FFF2CH	FFH	R/W
ı	T	ı		T	T	T	T				
PM14	PM147	PM146	PM145	PM144	PM143	PM142	PM141	PM140	FFF2EH	FFH	R/W
7											
	PMmn					Pmn pin I/C					
		(m = 1 to 7, 12, 14; n = 0 to 7)									
,	0	-	Output mode (output buffer on)								
	1	Input mod	le (output	buffer off)							

Caution Be sure to set bits that are not mounted to their initial values.

4.3.2 Port registers (Pxx)

These registers set the output latch value of a port.

If the data is read in the input mode, the pin level is read. If it is read in the output mode, the output latch value is read. If it is read in the output mode, the output latch value is read.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Note If P13, P14, P20, P21, P41, P120, and P142 to P145 are set up as analog inputs of the A/D converter, when a port is read while in the input mode, 0 is always returned, not the pin level.

Figure 4-2. Format of Port Register (64-pin products)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
P1	P17	P16	P15	P14	P13	P12	P11	P10	FFF01H	00H (output latch)	R/W
,		1	ı	T	T		ı	1	1		
P2	0	0	0	0	0	0	P21	P20	FFF02H	00H (output latch)	R/W
ı		ı	Π	П	П	I.	ı		1		
P3	0	0	0	0	0	P32	P31	P30	FFF03H	00H (output latch)	R/W
İ		T	Π	Π	Π		T	T	Ī		
P4	0	0	0	0	P43	P42	P41	P40	FFF04H	00H (output latch)	R/W
D				554	DE0	D50	D54	D50		0011/ 1 11 11	D.044
P5	0	0	0	P54	P53	P52	P51	P50	FFF05H	00H (output latch)	R/W
P6	0	0	0	0	0	0	P61	P60	FFF06H	00H (output latch)	D/M
10	0	0		U	U	0	101	1 00	1110011	oor (output lateri)	14,44
P7	0	0	0	P74	P73	P72	P71	P70	FFF07H	00H (output latch)	R/W
<u> </u>		I		<u>l</u>	<u>l</u>		<u>I</u>	<u>. </u>		, ,	
P12	P127	P126	P125	P124	P123	P122	P121	P120	FFF0CH	Undefined	R/W Note 1
P13	P137	0	0	0	0	0	0	P130	FFF0DH	Note 2	R/W Note 1
									•		
P14	P147	P146	P145	P144	P143	P142	P141	P140	FFF0EH	00H (output latch)	R/W
ı	T	•					1				_
	Pmn	Οι	utput data	control (in	output mod	de)		Input da	ta read (in in	put mode)	
	0	Output 0					Input low	v level			_
	1	Output 1					Input hig	ıh level			

Notes 1. P121 to P124, and P137 are read-only.

2. P137 : Undefined P130: 0 (output latch)

Caution Be sure to set bits that are not mounted to their initial values.

Remark m = 1 to 7, 12 to 14; n = 0 to 7

4.3.3 Pull-up resistor option registers (PUxx)

These registers specify whether the on-chip pull-up resistors are to be used or not. On-chip pull-up resistors can be used in 1-bit units only for the bits set to input mode (PMmn = 1 and POMmn = 0) for the pins to which the use of an on-chip pull-up resistor has been specified in these registers. On-chip pull-up resistors cannot be connected to bits set to output mode and bits used as alternate-function output pins and analog setting (PMC = 1, ADPC = 1), regardless of the settings of these registers.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H (Only PU4 is set to 01H).

Caution When a port with the PIMn register is input from different potential device to TTL buffer, pull up to the power supply of the different potential device via a external pull-up resistor by setting PUmn = 0.

Symbol 6 3 2 1 0 Address After reset R/W PU1 PU17 PU16 PU15 PU14 PU13 PU12 PU11 PU10 F0031H 00H R/W PU32 PU31 F0033H PU3 0 0 0 0 0 PU₃₀ 00H R/W PU4 0 0 0 0 PU43 PU42 PU41 PU40 F0034H 01H R/W PU₅ 0 0 PU54 PU53 PU52 PU51 PU50 F0035H 00H R/W PU7 0 0 PU74 PU73 PU72 PU71 PU70 F0037H 00H R/W PU12 PU127 PU126 PU125 0 PU120 F003CH 00H R/W 0 PU14 PU147 PU146 PU145 PU144 PU143 PU142 PU141 F003EH R/W PU140 00H PUmn Pmn pin on-chip pull-up resistor selection

Figure 4-3. Format of Pull-up Resistor Option Register (64-pin products)

	(m = 1, 3 to 5, 7, 12, 14; n = 0 to 7)						
0	On-chip pull-up resistor not connected						
1	On-chip pull-up resistor connected						

Cautions 1. For the pins used as LCD function pins (SEGxx, CAPL, CAPH, and VL₃), be sure to clear the corresponding PUmn bit of the PUm register to 0.

2. Be sure to set bits that are not mounted to their initial values.

4.3.4 Port input mode register (PIM1)

These registers set the input buffer in 1-bit units.

TTL input buffer can be selected during serial communication, etc with an external device of the different potential.

Port input mode registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 4-4. Format of Port Input Mode Register (64-pin products)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PIM1	0	PIM16	PIM15	0	0	0	PIM11	PIM10	F0041H	00H	R/W

PIM1n	P1n pin input buffer selection
	(n = 0, 1, 5, 6)
0	Normal input buffer
1	TTL input buffer

Cautions 1. When using P10/SCK00/SEG28, P11/SI00/RxD0/TOOLRxD/SEG29, P15/SCK01/INTP1/SEG4, and P16/SI01/INTP2/SEG5 as LCD controller/driver function pins (segment output pins), setting the PIM1n bit to 1 is prohibited.

2. Be sure to set bits that are not mounted to their initial values.

4.3.5 Port output mode register (POM1)

This register set the output mode of P10, P12, P15, P17 in 1-bit units.

N-ch open drain output (V_{DD} tolerance^{Note 1}/EV_{DD} tolerance^{Note 2}) mode can be selected during serial communication with an external device of the different potential.

In addition, POMxx register is set with PUxx register, whether or not to use the on-chip pull-up resistor.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Caution An on-chip pull-up resistor is not connected to a bit for which N-ch open drain output (VDD toleranceNote 1/EVDD toleranceNote 2) mode is set.

Figure 4-5. Format of Port Input Mode Register (64-pin products)

Symbol 6 5 3 2 0 Address After reset R/W POM1 POM17 0 POM15 0 POM12 0 POM10 F0051H R/W 00H

POM1n	Pmn pin output mode selection (n = 0, 2, 5, 7)
0	Normal output mode
1	N-ch open-drain output (V _{DD} tolerance ^{Note 1} /EV _{DD} tolerance ^{Note 2}) mode

Notes 1. 32, 44, 48, 52-pin products: VDD tolerance

2. 64-pin products : EVDD tolerance

Caution Be sure to set bits that are not mounted to their initial values.


4.3.6 Port mode control registers (PMCxx)

These registers set the P13, P14, P41, P120, and P142 to P145 digital I/O/analog input in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to FFH.

Figure 4-6. Format of Port Mode Control Register (64-pin products)



- Cautions 1. Select input mode by using port mode registers 1, 4, 12, 14 (PM1, PM4, PM12, PM14) for the ports which are set by the PMCxx register as analog input.
 - 2. Do not set the pin set by the PMC register as digital I/O by the analog input channel specification register (ADS).
 - 3. Be sure to set bits that are not mounted to their initial values.

4.3.7 A/D port configuration register (ADPC)

This register switches the P20/ANI0, P21/AN21 pins to digital I/O of port or analog input of A/D converter.

The ADPC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

Figure 4-7. Format of A/D Port Configuration Register (ADPC)

Address:	F0076H	After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
ADPC	0	0	0	0	0	0	ADPC1	ADPC0

ADPC1	ADPC0	Analog input (A)/dig	ital I/O (D) switching
		ANI1/P21	ANIO/P20
0	0	А	А
0	1	D	D
1	0	D	А
1	1	А	А

- Cautions 1. Set the port to analog input by ADPC register to the input mode by using port mode registers 2 (PM2).
 - 2. Do not set the pin set by the ADPC register as digital I/O by the analog input channel specification register (ADS).
 - 3. When using AVREFP and AVREFM, set ANIO and ANI1 to analog input and set the port mode register to the input mode.

4.3.8 Peripheral I/O redirection register (PIOR)

This register is used to specify whether to enable or disable the peripheral I/O redirect function.

This function is used to switch ports to which alternate functions are assigned.

Use the PIOR register to assign a port to the function to redirect and enable the function.

In addition, can be changed the settings for redirection until its function enable operation.

The PIOR register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

Figure 4-8. Format of Peripheral I/O Redirection Register (PIOR)

Address:	F0077H	After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
PIOR	0	0	0	0	0	0	PIOR1	PIOR0

Bit	Function	64-pin Setting value		52-pin Setting value		48-pin Setting value		44-pin Setting value		32-pin Setting value	
		0	1	0	1	0	1	0	1	0	1
PIOR1	PCLBUZ0	P140	P50	P140	P50	P140	P50	These functions are not available for use. Set this bit to 0 (default value).			
PIOR0	INTP1	P15	P53	P15	P10	P15	P10	P15	P10	P15	P10
	INTP2	P16	P54	P16	P11	P16	P11	P16	P11	P16	P11
	INTP6	P52	P140	-	-	-	-	-	-	_	-
	INTP7	P43	P141	=		-	-	-	-	_	-
	TI02/TO02	P17	P54	P17	P12	P17	P12	P17	P12	P17	P12

4.3.9 LCD port function registers 0 to 4 (PFSEG0 to PFSEG4)

These registers set whether to use pins P10 to P17, P30 to P32, P41 to P43, P50 to P54, P60, P61, P70 to P74, P120, and P140 to P147 as port pins (other than segment output pins) or segment output pins.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH (PFSEG0 is set to F0H, and PFSEG4 is set to 7FH).

Remark The correspondence between the segment output pins (SEGxx) and the PFSEG register (PFSEGxx bits) and the existence of SEGxx pins in each product are shown in Table 4-4 Segment Output Pins in Each Product and Correspondence with PFSEG Register (PFSEG Bits).

Figure 4-9. Format of LCD port function registers 0 to 4 (PFSEG0 to PFSEG4) (64-pin products)

Address: F0300H After reset: F0H R/W												
Symbol	7	6	5	4	3	2	1	0				
PFSEG0	PFSEG07	PFSEG06	PFSEG05	PFSEG04	0	0	0	0				
Address: F0301H After reset: FFH R/W												
Symbol	7	6	5	4	3	2	1	0				
PFSEG1	PFSEG15	PFSEG14	PFSEG13	PFSEG12	PFSEG11	PFSEG10	PFSEG09	PFSEG08				
Address: F0302H After reset: FFH R/W												
Symbol	7	6	5	4	3	2	1	0				
PFSEG2	PFSEG23	PFSEG22	PFSEG21	PFSEG20	PFSEG19	PFSEG18	PFSEG17	PFSEG16				
Address: F	0303H Afte	r reset: FFH	R/W									
Symbol	7	6	5	4	3	2	1	0				
PFSEG3	PFSEG31	PFSEG30	PFSEG29	PFSEG28	PFSEG27	PFSEG26	PFSEG25	PFSEG24				
Address: F	0304H Afte	Address: F0304H After reset: 7FH R/W										
Cumbal												
Symbol	7	6	5	4	3	2	1	0				
PFSEG4	7	6 PFSEG38	5 PFSEG37	4 PFSEG36	3 PFSEG35	2 PFSEG34	1 PFSEG33	0 PFSEG32				
-				<u> </u>		1						
-		PFSEG38	PFSEG37	PFSEG36	PFSEG35	1	PFSEG33	PFSEG32				
-	0 PFSEGxx (xx = 04 to	PFSEG38 Port (otl	PFSEG37	PFSEG36	PFSEG35	PFSEG34	PFSEG33	PFSEG32				
-	0 PFSEGxx (xx = 04 to 38)	PFSEG38 Port (otl	PFSEG37 her than seg 0 to 17, 30 to	PFSEG36 ment output to 32, 41 to 4	PFSEG35 c)/segment o 43, 50 to 54,	PFSEG34 utputs speci 60, 61, 70-7	PFSEG33	PFSEG32				
-	0 PFSEGxx (xx = 04 to	PFSEG38 Port (otl (mn = 1) Used the P	PFSEG37 her than seg 0 to 17, 30 to	PFSEG36	PFSEG35 c)/segment of the segment o	PFSEG34 utputs speci 60, 61, 70-7	PFSEG33	PFSEG32				

Table 4-4. Segment Output Pins in Each Product and Correspondence with PFSEG Register (PFSEG Bits)

Bit name of PFSEG register	Corresponding SEGxx pins	Alternate port	64-pin	52-pin	48-pin	44-pin	32-pin
PFSEG04	SEG4	P15	√	√	√	√	√
PFSEG05	SEG5	P16	√	√	√	√	√
PFSEG06	SEG6	P17	√	√	√	√	√
PFSEG07	SEG7	P50	√	√	√	_	_
PFSEG08	SEG8	P51	√	√	-	_	-
PFSEG09	SEG9	P52	√	_	-	_	-
PFSEG10	SEG10	P53	$\sqrt{}$	_	_	_	-
PFSEG11	SEG11	P54	$\sqrt{}$	_	_	_	-
PFSEG12	SEG12	P74	√	_	-	_	-
PFSEG13	SEG13	P73	√	_	_	_	_
PFSEG14	SEG14	P72	√	_	-	_	-
PFSEG15	SEG15	P71	√	√	_	_	-
PFSEG16	SEG16	P70	√	√	√	-	-
PFSEG17	SEG17	P32	√	√	√	√	-
PFSEG18	SEG18	P31	√	√	√	√	-
PFSEG19	SEG19	P30	√	√	√	√	√
PFSEG20	SEG20	P61	√	√	√	√	√
PFSEG21	SEG21	P60	√	√	√	√	√
PFSEG22	SEG22	P43	√	_	-	_	-
PFSEG23	SEG23	P42	√	√	-	_	-
PFSEG24	SEG24	P41	√	√	√	_	-
PFSEG25	SEG25	P120	√	√	√	√	-
PFSEG26	SEG26	P141	√	√	√	√	-
PFSEG27	SEG27	P140	√	√	√	√	√
PFSEG28	SEG28	P10	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
PFSEG29	SEG29	P11	$\sqrt{}$	\checkmark	√	\checkmark	\checkmark
PFSEG30	SEG30	P12	$\sqrt{}$	√	√	√	$\sqrt{}$
PFSEG31	SEG31	P13	√	√	√	√	√
PFSEG32	SEG32	P14	$\sqrt{}$	√	√	√	$\sqrt{}$
PFSEG33	SEG33	P142	√	√	√	√	-
PFSEG34	SEG34	P143	√	√	√	√	_
PFSEG35	SEG35	P144	√	√	√	_	
PFSEG36	SEG36	P145	√	√	_		
PFSEG37	SEG37	P146	√	_	_	_	_
PFSEG38	SEG38	P147	√	_	_	_	_

Remark $\sqrt{\cdot}$: Supported, -: Not supported

4.3.10 LCD input switch control register (ISCLCD)

The CAPL/P126, CAPH/P127, and VL₃/P125 pins are internally connected with a Schmitt trigger buffer. To use these pins as LCD function, input to the Schmitt trigger buffer must be disabled, in order to prevent through-currents from entering.

The ISCLCD register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to 00H.

Figure 4-10. Format of LCD input switch control register (ISCLCD)

 Address: F0308H
 After reset: 00H
 R/W

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0

 ISCLCD
 0
 0
 0
 0
 0
 ISCVL3
 ISCCAP

ISCVL3	Control of schmitt trigger buffer of V∟₃/P125 pin				
0	Makes digital input ineffective				
1	akes digital input effective				

ISCCAP	Control of schmitt trigger buffer of CAPL/ P126 and CAPH/P127 pins
0	Makes digital input ineffective
1	Makes digital input effective

Cautions 1. If ISCVL3 bit = 0, set the corresponding port control registers as follows:

PU125 bit of PU12 register = 0, P125 bit of P12 register = 0

If ISCCAP bit = 0, set the corresponding port control registers as follows:
 PU127 bit of PU12 register = 0, P127 bit of P12 register = 0
 PU126 bit of PU12 register = 0, P126 bit of P12 register = 0

4.4 Port Function Operations

Port operations differ depending on whether the input or output mode is set, as shown below.

4.4.1 Writing to I/O port

(1) Output mode

A value is written to the output latch by a transfer instruction, and the output latch contents are output from the pin.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared when a reset signal is generated.

(2) Input mode

A value is written to the output latch by a transfer instruction, but since the output buffer is off, the pin status does not change. Therefore, byte data can be written to the ports used for both input and output.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared when a reset signal is generated.

4.4.2 Reading from I/O port

(1) Output mode

The output latch contents are read by a transfer instruction. The output latch contents do not change.

(2) Input mode

The pin status is read by a transfer instruction. The output latch contents do not change.

4.4.3 Operations on I/O port

(1) Output mode

An operation is performed on the output latch contents, and the result is written to the output latch. The output latch contents are output from the pins.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared when a reset signal is generated.

(2) Input mode

The pin level is read and an operation is performed on its contents. The result of the operation is written to the output latch, but since the output buffer is off, the pin status does not change. Therefore, byte data can be written to the ports used for both input and output.

The data of the output latch is cleared when a reset signal is generated.

4.4.4 Connecting to external device with different potential (1.8 V, 2.5 V, 3 V)

It is possible to connect to an external device with a different potential (1.8 V, 2.5 V or 3 V) by changing EVDD to accord with the power supply of the connected device. In products in which EVDD cannot be specified independently, I/O connection with an external device operating on 1.8 V, 2.5 V or 3 V is still possible via the serial interface and general-purpose port by using port 1.



4.4.5 Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers

It is possible to connect an external device operating on a different potential (1.8 V, 2.5 V or 3 V) by switching I/O buffers with the port input mode register (PIM1) and port output mode register (POM1).

When receiving input from an external device with a different potential (1.8 V, 2.5 V or 3 V), set the port input mode register 1 (PIM1) on a bit-by-bit basis to enable normal input (CMOS)/TTL input buffer switching.

When outputting data to an external device with a different potential (1.8 V, 2.5 V or 3 V), set the port output mode register 1 (POM1) on a bit-by-bit basis to enable normal output (CMOS)/N-ch open drain (V_{DD} tolerance Note 1/EV_{DD} tolerance Note 2) switching.

The connection of a serial interface is described in the following.

Notes 1. For 32-, 44-, 48-, and 52-pin products

2. For 64-pin products

(1) Setting procedure when using input pins of UART0, CSI00, and CSI01 functions for the TTL input buffer

In case of UART0: P11
In case of CSI00: P10, P11
In case of CSI01: P15, P16

- <1> Using an external resistor, pull up externally the pin to be used to the power supply of the target device (on-chip pull-up resistor cannot be used).
- <2> Set the corresponding bit of the PIM1 register to 1 to switch to the TTL input buffer. For VIH and VIL, refer to the DC characteristics when the TTL input buffer is selected.
- <3> Enable the operation of the serial array unit and set the mode to the UART/Simplified SPI (CSI) mode.

(2) Setting procedure when using output pins of UART0, CSI00, and CSI01 functions in N-ch open-drain output mode

In case of UART0: P12
In case of CSI00: P10, P12
In case of CSI01: P15, P17

- <1> Using an external resistor, pull up externally the pin to be used to the power supply of the target device (on-chip pull-up resistor cannot be used).
- <2> After reset release, the port mode is the input mode (Hi-Z).
- <3> Set the output latch of the corresponding port to 1.
- <4> Set the corresponding bit of the POM1 register to 1 to set the N-ch open drain output (V_{DD} tolerance Note 1 /EV_{DD} tolerance Note 2) mode.
- <5> Enable the operation of the serial array unit and set the mode to the UART/Simplified SPI (CSI) mode.
- <6> Set the corresponding bit of the PM1 register to the output mode. At this time, the output data is high level, so the pin is in the Hi-Z state.

Notes 1. For 32-, 44-, 48-, and 52-pin products

2. For 64-pin products

Note Although the CSI function is generally called SPI, it is also called CSI in this product, so it is referred to as such in this manual.

4.5 Register Settings When Using Alternate Function

4.5.1 Basic concept when using alternate function

In the beginning, for a pin also assigned to be used for analog input, use the ADPC register or port mode control register (PMCxx) to specify whether to use the pin for analog input or digital input/output.

Figure 4-11 shows the basic configuration of an output circuit for pins used for digital input/output. The output of the output latch for the port and the output of the alternate SAU function are input to an AND gate. The output of the AND gate is input to an OR gate. The output of an alternate function other than SAU (TAU, RTC, clock/buzzer output, IICA, etc.) is connected to the other input pin of the OR gate. When such kind of pins are used by the port function or an alternate function, the unused alternate function must not hinder the output of the function to be used. An idea of basic settings for this kind of case is shown in Table 4-5.




Figure 4-11. Basic Configuration of Output Circuit for Pins

- Notes
- 1. When there is no POM register, this signal should be considered to be low level (0).
 - 2. When there is no alternate function, this signal should be considered to be high level (1).
 - 3. When there is no alternate function, this signal should be considered to be low level (0).

Remark m: Port number (m = 1 to 7, 12 to 14); n: Bit number (n = 0 to 7)

Output Settings of Unused Alternate Function Output Function of Used Pin **Output Function for Port** Output Function for SAU Output Function for other than SAU Output is high (1) Output function for port Output is low (0) Output function for SAU Output is low (0) High (1) Output is low (0) Note Output function for other than Output is high (1) Low (0) SAU

Table 4-5. Concept of Basic Settings

Note Since more than one output function other than SAU may be assigned to a single pin, the output of an unused alternate function must be set to low level (0). For details on the setting method, see **4.5.2 Register settings** for alternate function whose output function is not used.

4.5.2 Register settings for alternate function whose output function is not used

When the output of an alternate function of the pin is not used, the following settings should be made. Note that when the peripheral I/O redirection function is the target, the output can be switched to another pin by setting the peripheral I/O redirection register (PIOR). This allows usage of the port function or other alternate function assigned to the target pin.

- (1) SOp = 1, TxDq = 1 (settings when the serial output (SOp/TxDq) of SAU is not used) When the serial output (SOp/TxDq) is not used, such as, a case in which only the serial input of SAU is used, set the bit in serial output enable register m (SOEm) which corresponds to the unused output to 0 (output disabled) and set the SOmn bit in serial output register m (SOm) to 1 (high). These are the same settings as the initial state.
- (2) SCKp = 1, SDAr = 1, SCLr = 1 (settings when channel n in SAU is not used)
 When SAU is not used, set bit n (SEmn) in serial channel enable status register m (SEm) to 0 (operation stopped state), set the bit in serial output enable register m (SOEm) which corresponds to the unused output to 0 (output disabled), and set the SOmn and CKOmn bits in serial output register m (SOm) to 1 (high). These are the same settings as the initial state.
- (3) TOmn = 0 (settings when the output of channel n in TAU is not used)

 When the TOmn output of TAU is not used, set the bit in timer output enable register 0 (TOE0) which corresponds to the unused output to 0 (output disabled) and set the bit in timer output register 0 (TO0) to 0 (low). These are the same settings as the initial state.
- (4) SDAAn = 0, SCLAn = 0 (setting when IICA is not used)
 When IICA is not used, set the IICEn bit in IICA control register n0 (IICCTLn0) to 0 (operation stopped). This is the same setting as the initial state.
- (5) PCLBUZn = 0 (setting when clock/buzzer output is not used)
 When the clock/buzzer output is not used, set the PCLOEn bit in clock output select register n (CKSn) to 0 (output disabled). This is the same setting as the initial state.

Remark p: CSI number (p = 00, 01), q: UART number (q = 0)

4.5.3 Register setting examples for used port and alternate functions

Register setting examples for used port and alternate functions are shown in Table 4-6. The registers used to control the port functions should be set as shown in Table 4-6. See the following remark for legends used in Table 4-6.

PIORx: Peripheral I/O redirection register

POMxx: Port output mode register PMCxx: Port mode control register

PMxx: Port mode register Pxx: Port output latch

PUxx: Pull-up resistor option register
PIMxx: Port input mode register
PFSEG xx: LCD port function register
ISCLCD: LCD input switch control register

Table 4-6. Setting Examples of Registers and Output Latches When Using Alternate Function (1/6)

Pin Name	Used F	unction	PIORx	POMxx	PMCxx	PMxx	Pxx	PUxx	PIMxx	PFSEGxx	ISCLCD
	Function	I/O									
	Name										
P10	P10	Input	×	×	_	1	×	0/1	0/1	0	_
		Output	×	0/1	_	0	0/1	×	×	0	_
	SCK00	Input	×	×	_	1	×	0/1	0/1	0	_
		Output	×	0/1	_	0	1	×	×	0	_
	SEG28	Output	×	0	_	0	0	0	0	1	_
P11	P11	Input	×	_	_	1	×	0/1	0/1	0	_
		Output	×	_	_	0	0/1	×	×	0	_
	SI00	Input	×	_	_	1	×	0/1	0/1	0	_
	RxD0	Input	×	-	_	1	×	0/1	0/1	0	_
	TOOLRxD	Input	×	-	_	1	×	0/1	0/1	0	_
	SEG29	Output	×	-	_	0	0	0	0	1	_
P12	P12	Input	×	×	_	1	×	0/1	_	0	_
		Output	×	0/1	_	0	0/1	×	_	0	_
	SO00	Output	×	0/1	_	0	1	×	_	0	_
	TxD0	Output	×	0/1	_	0	1	×	_	0	_
	TOOLTxD	Output	×	0/1	_	0	1	×	_	0	_
	SEG30	Output	×	0	_	0	0	0	_	1	_
P13	P13	Input	×	_	0	1	×	0/1	_	0	_
		Output	×	_	0	0	0/1	×	_	0	_
	ANI18	Input	×	_	1	1	×	×	_	_	_
	SEG31	Output	×	_	0	0	0	0	_	1	_
P14	P14	Input	×	_	0	1	×	0/1	_	0	_
		Output	×	_	0	0	0/1	×	_	0	_
	ANI19	Input	×	_	1	1	×	×	_	_	_
	SEG32	Output	×	1	0	0	0	0	_	1	_
P15	P15	Input		×	_	1	×	0/1	0/1	0	_
		Output		0/1	_	0	0/1	×	×	0	_
	SCK01	Input	×	×	_	1	×	0/1	0/1	0	_
		Output	×	0/1	_	0	1	×	×	0	_
	INTP1	Input	PIOR0 = 0	×	_	1	×	0/1	0/1	0	_
	SEG4	Output	×	0	_	0	0	0	0	1	_
P16	P16	Input	×	_	_	1	×	0/1	0/1	0	_
		Output	×	_	_	0	0/1	×	×	0	_
	SI01	Input	×	_	_	1	×	0/1	0/1	0	_
	INTP2	Input	PIOR0 = 0	_	_	1	×	0/1	0/1	0	_
	SEG5	Output	×	_	_	0	0	0	0	1	_
P17	P17	Input	×	×	_	1	×	0/1	_	0	_
		Output	×	0/1	_	0	0/1	×	_	0	_
	SO01	Output	×	0/1	_	0	1	×	_	0	_
	TI02	Input	PIOR0 = 0	×	_	1	×	0/1	_	0	_
	TO02	Output	PIOR0 = 0	0/1	_	0	0	×	_	0	_
	SEG6	Output	×	0	_	0	0	0	_	1	_

Table 4-6. Setting Examples of Registers and Output Latches When Using Alternate Function (2/6)

Pin Name	Used Fu	ınction	PIORx	POMxx	PMCxx	PMxx	Pxx	PUxx	PIMxx	PFSEGxx	ISCLCD
	Function	I/O									
	Name										
P20	P20	Input	×	_	_	1	×	_	_	_	_
		Output	×		_	0	0/1	_	_	_	_
	ANI0	Input	×	_	_	1	×	_	_	_	_
	AVREFP	Input	×		_	1	×	_	_	_	_
P21	P21	Input	×		_	1	×	_	_	_	_
		Output	×	-	_	0	0/1	_		_	_
	ANI1	Input	×		_	1	×	_	_	_	_
	AVREFM	Input	×	_	_	1	×	_	_	_	_
P30	P30	Input	×	_	_	1	×	0/1	_	0	_
		Output	×	_	_	1	0/1	×	_	0	_
	TI01	Input	×	_	_	1	×	0/1	_	0	_
	TO01	Output	×	_	_	0	0	×	_	0	_
	SEG19	Output	×	-	_	0	0	0		1	_
P31	P31	Input	×	_	_	1	×	0/1	_	0	_
		Output	×	_	_	0	0/1	×	_	0	_
	INTP3	Input	×	_	_	1	×	0/1	_	0	_
	RTC1HZ	Output	×	_	_	0	0	×	_	0	_
	SEG18	Output	×	_	_	0	0	0	_	1	_
P32	P32	Input	×	I	_	1	×	0/1		0	_
		Output	×	I	_	0	0/1	×		0	_
	TI03	Input	×	I	_	1	×	0/1		0	_
	TO03	Output	×	I	_	0	0	×		0	_
	INTP4	Input	×	I	_	1	×	0/1		0	_
	SEG17	Output	×	-	_	0	0	0	_	1	_
P40	P40	Input	×	-	_	1	×	0/1	_	_	_
		Output	×	-	_	0	0/1	×	_	_	_
	TOOL0	I/O	×	_	_	×	×	×	_	_	_
P41	P41	Input	×	_	0	1	×	0/1	_	0	_
		Output	×	_	0	0	0/1	×	_	0	_
	ANI16	Input	×	_	1	1	×	×	_	_	_
	TI04	Input	×	_	0	1	×	0/1	_	0	_
	TO04	Output	×	_	0	0	0	×	_	0	_
	SEG24	Output	×	_	0	0	0	0	_	1	_
P42	P42	Input	×		_	1	×	0/1	_	0	_
		Output	×	_	_	0	0/1	×	_	0	_
	TI05	Input	×		_	1	×	0/1		0	_
	TO05	Output	×	_	_	0	0	×	_	0	_
	SEG23	Output	×		_	0	0	0	_	1	_
P43	P43	Input	×		_	1	×	0/1	_	0	_
		Output	×		_	0	0/1	×		0	_
	INTP7	Input	PIOR0 = 0		_	1	×	0/1		0	_
	SEG22	Output	×	-	_	0	0	0	_	1	_

Table 4-6. Setting Examples of Registers and Output Latches When Using Alternate Function (3/6)

Pin Name	Used Fu	nction	PIORx	POMxx	PMCxx	PMxx	Pxx	PUxx	PIMxx	PFSEGxx	ISCLCD
	Function Name	I/O									
P50	P50	Input	×	_	_	1	×	0/1	_	0	_
		Output	×	_	_	0	0/1	×	_	0	_
	INTP5	Input	×	_	_	1	×	0/1	_	0	_
	SEG7	Output	×	_	_	0	0	0	_	1	_
	(PCLBUZ0)	Output	PIOR1 = 1	_	_	0	0	×	_	0	_
P51	P51	Input	×	_	_	1	×	0/1	_	0	_
		Output	×	_	_	0	0/1	×	_	0	_
	TI06	Input	×	_	_	1	×	0/1	_	0	_
	TO06	Output	×	_	_	0	0	×	_	0	_
	SEG8	Output	×	_	_	0	0	0	_	1	_
P52	P52	Input	×	_	_	1	×	0/1	_	0	_
		Output	×	_	_	0	0/1	×	_	0	_
	INTP6	Input	PIOR0 = 0	_	_	1	×	0/1	_	0	_
	SEG9	Output	×	_	_	0	0	0	_	1	_
P53	P53	Input	×	_	_	1	×	0/1	_	0	_
		Output	×	_	_	0	0/1	×	_	0	_
	TI07	Input	×	_	_	1	×	0/1	_	0	_
	TO07	Output	×	_	_	0	0	×	_	0	_
	SEG10	Output	×	_	_	0	0	0	_	1	_
	(INTP1)	Input	PIOR0 = 1	_	_	1	×	0/1	_	0	_
P54	P54	Input	×	_	_	1	×	0/1	_	0	_
		Output	×	_	_	0	0/1	×	_	0	_
	SEG11	Output	×	_	_	0	0	0	_	1	_
	(TI02)	Input	PIOR0 = 1	_	_	1	×	0/1	_	0	_
	(TO02)	Output	PIOR0 = 1	_	_	0	0	×	_	0	_
	(INTP2)	Input	PIOR0 = 1	_	_	1	×	0/1	_	0	_

Table 4-6. Setting Examples of Registers and Output Latches When Using Alternate Function (4/6)

Pin Name	Used Fu	ınction	PIORx	POMxx	PMCxx	PMxx	Pxx	PUxx	PIMxx	PFSEGxx	ISCLCD
	Function Name	I/O									
P60	P60	Input	×	_	_	1	×	_	_	0	_
		Output	×	_	_	0	0/1	_	_	0	_
	SCLA0	I/O	×	_	_	0	0	_	_	0	_
	SEG21	Output	×	_	_	0	0	_	_	1	_
P61	P61	Input	×	_	_	1	×	_	_	0	_
		Output	×	_	_	0	0/1	_	_	0	_
	SDAA0	I/O	×	_	_	0	0	_	_	0	_
	SEG20	Output	×	_	_	0	0	_	_	1	_
P70	P70	Input	×	_	_	1	×	0/1	_	0	_
		Output	×	_	_	0	0/1	×	_	0	_
	KR0	Input	×	_	_	1	×	0/1	_	0	_
	SEG16	Output	×	_	_	0	0	0	_	1	_
P71	P71	Input	×	_	_	1	×	0/1	_	0	_
		Output	×	_	_	0	0/1	×	_	0	_
	KR1	Input	×	_	_	1	×	0/1	_	0	_
	SEG15	Output	×	_	_	0	0	0	_	1	_
P72	P72	Input	×	_	_	1	×	0/1	_	0	_
		Output	×	_	_	0	0/1	×	_	0	_
	KR2	Input	×	_	_	1	×	0/1	_	0	_
	SEG14	Output	×	_	_	0	0	0	_	1	_
P73	P73	Input	×	_	_	1	×	0/1	_	0	_
		Output	×	_	_	0	0/1	×	_	0	_
	KR3	Input	×	_	_	1	×	0/1	_	0	_
	SEG13	Output	×	_	_	0	0	0	_	1	_
P74	P74	Input	×	_	_	1	×	0/1	_	0	_
		Output	×	_	_	0	0/1	×	_	0	_
	SEG12	Output	×	_	_	0	0	0	_	1	_

Table 4-6. Setting Examples of Registers and Output Latches When Using Alternate Function (5/6)

Pin Name	Used Fu	nction	PIORx	POMxx	PMCxx	PMxx	Pxx	PUxx	PIMxx	PFSEGxx	ISCLCD
	Function Name	I/O									
P120	P120	Input	×	_	0	1	×	0/1	_	0	_
		Output	×	_	0	0	0/1	×	_	0	_
	ANI17	Input	×	_	1	1	×	×	_	_	_
	SEG25	Output	×	_	0	0	0	0	_	1	_
P121	P121	Input	×	_	1	1	×	_	_	_	_
		Output	×	_	_	_	0/1	_	_	_	_
	X1	Input	×	_	_	_	×	_	_	_	_
P122	P122	Input	×	_	_	_	×	_	_	_	_
		Output	×	_	_	_	0/1	_	_	_	_
	X2	Input	×	_	_	_	×	_	_	_	_
	EXCLK	Input	×	_	_	_	×	_	_	_	_
P123	P123	Input	×	_	_	_	×	_	_	_	_
		Output	×	_	_	_	0/1	_	_	_	_
	XT1	Input	×	_	_	_	×	_	_	_	_
P124	P124	Input	×	_	_	_	×	_	_	_	_
		Output	×	_	_	_	0/1	_	_	_	_
	XT2	Input	×	_	_	_	×	_	_	_	_
	EXCLKS	Input	×	_	_	_	×	_	_	_	_
P125	P125	Input	×	_	_	1	×	0/1	_	_	1
		Output	×	_	_	0	0/1	×	_	_	1
	VL3	I/O	×	_		1	0	0	_	_	0
P126	P126	Input	×	_	_	1	×	0/1	_	_	1
		Output	×	_	_	0	0/1	×	_	_	1
	CAPL	I/O	×	_	_	1	0	0	_	_	0
P127	P127	Input	×	_	_	1	×	0/1	_	_	1
		Output	×	_	_	0	0/1	×	_	_	1
	CAPH	I/O	×	_	_	1	0	0	_	_	0

Table 4-6. Setting Examples of Registers and Output Latches When Using Alternate Function (6/6)

Pin Name	Used Fu	ınction	PIORx	POMxx	PMCxx	PMxx	Pxx	PUxx	PIMxx	PFSEGxx	ISCLCD
	Function	I/O									
	Name										
P130	P130	Output	×	_	_	_	0/1	_	_	_	_
P137	P137	Input	×	_	_	_	×	_	_	_	_
	INTP0	Input	×	_	_	_	×	_	_	_	_
P140	P140	Input	×	_	_	1	×	0/1	_	0	_
		Output	×	_	_	0	0/1	×	_	0	_
	TO00	Output	×	_	_	0	0	×	_	0	_
	PCLBUZ0	Output	PIOR1 = 0	_	_	0	0	×	_	0	_
	SEG27	Output	×	_	_	0	0	0	_	1	_
	(INTP6)	Input	PIOR0 = 1	_	_	1	×	0/1	_	0	_
P141	P141	Input	×	_	_	1	×	0/1	_	0	_
		Output	×	_	_	0	0/1	×	_	0	_
	T100	Input	×	_	_	1	×	0/1	_	0	_
	PCLBUZ1	Output	×	_	_	0	0	×	_	0	_
	SEG26	Output	×	_	_	0	0	0	_	1	_
	(INTP7)	Input	PIOR0 = 1	_	_	1	×	0/1	_	0	_
P142	P142	Input	×	_	0	1	×	0/1	_	0	_
		Output	×	_	0	0	0/1	×	_	0	_
	ANI20	Input	×	_	1	1	×	×	_	_	_
	SEG33	Output	×	_	0	0	0	0	_	1	_
P143	P143	Input	×	_	0	1	×	0/1	_	0	_
		Output	×	_	0	0	0/1	×	_	0	_
	ANI21	Input	×	_	1	1	×	×	_	_	_
	SEG34	Output	×	_	0	0	0	0	_	1	_
P144	P144	Input	×	_	0	1	×	0/1	_	0	_
		Output	×	_	0	0	0/1	×	_	0	_
	ANI22	Input	×	_	1	1	×	×	_	_	_
	SEG35	Output	×	_	0	0	0	0	_	1	_
P145	P145	Input	×	_	0	1	×	0/1	_	0	_
		Output	×	_	0	0	0/1	×	_	0	_
	ANI23	Input	×	_	1	1	×	×	_	_	_
	SEG36	Output	×	_	0	0	0	0	_	1	_
P146	P146	Input	×	_	_	1	×	0/1	_	0	_
		Output	×	_	_	0	0/1	×	_	0	_
	SEG37	Output	×	_	_	0	0	0	_	1	_
P147	P147	Input	×	_	_	1	×	0/1	_	0	_
		Output	×	_	_	0	0/1	×	_	0	_
	SEG38	Output	×	_	_	0	0	0	_	1	_

4.6 Cautions When Using Port Function

4.6.1 Cautions on 1-bit manipulation instruction for port register n (Pn)

When a 1-bit manipulation instruction is executed on a port that provides both input and output functions, the output latch value of an input port that is not subject to manipulation may be written in addition to the targeted bit.

Therefore, it is recommended to rewrite the output latch when switching a port from input mode to output mode.

<Example> When P10 is an output port, P11 to P17 are input ports (all pin statuses are high level), and the port

latch value of port 1 is 00H, if the output of output port P10 is changed from low level to high level via a

1-bit manipulation instruction, the output latch value of port 1 is FFH.

Explanation: The targets of writing to and reading from the Pn register of a port whose PMmn bit is 1 are the output latch and pin status, respectively.

A 1-bit manipulation instruction is executed in the following order in the RL78/L12.

- <1> The Pn register is read in 8-bit units.
- <2> The targeted one bit is manipulated.
- <3> The Pn register is written in 8-bit units.

In step <1>, the output latch value (0) of P10, which is an output port, is read, while the pin statuses of P11 to P17, which are input ports, are read. If the pin statuses of P11 to P17 are high level at this time, the read value is FEH.

The value is changed to FFH by the manipulation in <2>.

FFH is written to the output latch by the manipulation in <3>.

1-bit manipulation instruction P10 P10 (set1 P1.0) Low-level output High-level output is executed for P10 bit. P11 to P17 P11 to P17 Pin status: High-level Pin status: High-level Port 1 output latch Port 1 output latch 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1-bit manipulation instruction for P10 bit

Figure 4-12. Bit Manipulation Instruction (P10)

4 Death as a letter 4 (D4) is as a d is 6

- <1> Port register 1 (P1) is read in 8-bit units.
 - In the case of P10, an output port, the value of the port output latch (0) is read.
 - In the case of P11 to P17, input ports, the pin status (1) is read.
- <2> Set the P10 bit to 1.
- <3> Write the results of <2> to the output latch of port register 1 (P1) in 8-bit units.

4.6.2 Notes on specifying the pin settings

For an output pin to which multiple new functions are assigned, the output of the unused alternate function must be set to its initial state so as to prevent conflicting outputs. This also applies to the functions assigned by using the peripheral I/O redirection register (PIOR). For details about the alternate output function, see **4.5 Register Settings When Using Alternate Function**.

No specific setting is required for input pins because the output function of their alternate functions is disabled (the buffer output is Hi-Z).

Disabling the unused functions, including blocks that are only used for input or do not have I/O, is recommended to lower power consumption.

CHAPTER 5 CLOCK GENERATOR

The presence or absence of connecting resonator pin for main system clock, connecting resonator pin for subsystem clock, external clock input pin for main system clock, and external clock input pin for subsystem clock, depends on the product.

Output pin	32-pin	44, 48, 52, 64-pin
X1, X2 pins	V	V
EXCLK pin	√	√
XT1, XT2 pins	-	V
EXCLKS pin	_	√

Caution The 32-pin products don't have the subsystem clock.

5.1 Functions of Clock Generator

The clock generator generates the clock to be supplied to the CPU and peripheral hardware.

The following three kinds of system clocks and clock oscillators are selectable.

(1) Main system clock

<1> X1 oscillator

This circuit oscillates a clock of fx = 1 to 20 MHz by connecting a resonator to X1 and X2 pins.

Oscillation can be stopped by executing the STOP instruction or setting of the MSTOP bit (bit 7 of the clock operation status control register (CSC)).

<2> High-speed on-chip oscillator

The frequency at which to oscillate can be selected from among $f_{IH} = 24$, 16, 12, 8, 4, or 1 MHz (typ.) by using the option byte (000C2H). After a reset release, the CPU always starts operating with this high-speed on-chip oscillator clock. Oscillation can be stopped by executing the STOP instruction or setting the HIOSTOP bit (bit 0 of the CSC register).

The frequency specified by using an option byte can be changed by using the high-speed on-chip oscillator frequency select register (HOCODIV). For details about the frequency, see **Figure 5-9 Format of High-speed On-chip Oscillator Frequency Select Register (HOCODIV)**.

The frequencies that can be specified for the high-speed on-chip oscillator by using the option byte and the high-speed on-chip oscillator frequency select register (HOCODIV) are shown below.

Power Supply Voltage				Oscillatio	n Frequer	ncy (MHz)			
	1	2	3	4	6	8	12	16	24
2.7 V ≤ V _{DD} ≤ 5.5 V	√	√	√	√	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	√	\checkmark
2.4 V ≤ V _{DD} < 2.7 V	√	√	√	√	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	√	=
1.8 V ≤ V _{DD} < 2.4 V	√	√	√	√	V	V	-	-	-
1.6 V ≤ V _{DD} < 1.8 V	√	√	_	√	_	_	_	_	=

An external main system clock (fex = 1 to 20 MHz) can also be supplied from the EXCLK/X2/P122 pin. An external main system clock input can be disabled by executing the STOP instruction or setting of the MSTOP bit.

As the main system clock, a high-speed system clock (X1 clock or external main system clock) or high-speed on-chip oscillator clock can be selected by setting of the MCM0 bit (bit 4 of the system clock control register (CKC)). However, note that the usable frequency range of the main system clock differs depending on the setting of the power supply voltage (VDD). The operating voltage of the flash memory must be set by using the CMODE0 and CMODE1 bits of the option byte (000C2H) (see **CHAPTER 25 OPTION BYTE**).

(2) Subsystem clock

• XT1 clock oscillator

This circuit oscillates a clock of f_{XT} = 32.768 kHz by connecting a 32.768 kHz resonator to XT1 and XT2 pins. Oscillation can be stopped by setting the XTSTOP bit (bit 6 of the clock operation status control register (CSC)).

An external subsystem clock (fexs = 32.768 KHz) can also be supplied from the EXCLKS/XT2/P124 pin. An external subsystem clock input can be disabled by setting the XTSTOP bit.

(3) Low-speed on-chip oscillator clock

This circuit oscillates a clock of fi⊥ = 15 kHz (TYP.).

The low-speed on-chip oscillator clock cannot be used as the CPU clock.

Only the following peripheral hardware runs on the low-speed on-chip oscillator clock.

- Watchdog timer
- Real-time clock
- 12-bit interval timer
- LCD driver/controller

This clock operates when bit 4 (WDTON) of the option byte (000C0H), bit 4 (WUTMMCK0) of the subsystem clock supply mode control register, or both are set to 1.

However, when WDTON = 1, WUTMMCK0 = 0, and bit 0 (WDSTBYON) of the option byte (000C0H) is 0, oscillation of the low-speed on-chip oscillator stops if the HALT or STOP instruction is executed.

Caution The low-speed on-chip oscillator clock (fill) can only be selected as the real-time clock operation clock when the fixed-cycle interrupt function is used.

Remark fx: X1 clock oscillation frequency

fін: High-speed on-chip oscillator clock frequency

fex: External main system clock frequency

fxT: XT1 clock oscillation frequency

fexs: External subsystem clock frequency

fıL: Low-speed on-chip oscillator clock frequency

5.2 Configuration of Clock Generator

The clock generator includes the following hardware.

Table 5-1. Configuration of Clock Generator

Item	Configuration
Control registers	Clock operation mode control register (CMC)
	System clock control register (CKC)
	Clock operation status control register (CSC)
	Oscillation stabilization time counter status register (OSTC)
	Oscillation stabilization time select register (OSTS)
	Peripheral enable register 0 (PER0)
	Subsystem clock supply mode control register (OSMC)
	High-speed on-chip oscillator frequency select register (HOCODIV)
	High-speed on-chip oscillator trimming register (HIOTRM)
Oscillators	X1 oscillator
	XT1 oscillator
	High-speed on-chip oscillator
	Low-speed on-chip oscillator




Figure 5-1. Block Diagram of Clock Generator

(Remark is listed on the next page after next.)

Remark fx: X1 clock oscillation frequency

fін: High-speed on-chip oscillator clock frequency

fex: External main system clock frequency fmx: High-speed system clock frequency

fmain: Main system clock frequencyfxT: XT1 clock oscillation frequencyfexs: External subsystem clock frequency

fsub: Subsystem clock frequency

fclk: CPU/peripheral hardware clock frequency fil: Low-speed on-chip oscillator clock frequency

5.3 Registers Controlling Clock Generator

The following nine registers are used to control the clock generator.

- Clock operation mode control register (CMC)
- System clock control register (CKC)
- · Clock operation status control register (CSC)
- Oscillation stabilization time counter status register (OSTC)
- · Oscillation stabilization time select register (OSTS)
- Peripheral enable register 0 (PER0)
- Subsystem clock supply mode control register (OSMC)
- High-speed on-chip oscillator frequency select register (HOCODIV)
- · High-speed on-chip oscillator trimming register (HIOTRM)

5.3.1 Clock operation mode control register (CMC)

This register is used to set the operation mode of the X1/P121, X2/EXCLK/P122, XT1/P123, and XT2/EXCLKS/P124 pins, and to select a gain of the oscillator.

The CMC register can be written only once by an 8-bit memory manipulation instruction after reset release. This register can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 5-2. Format of Clock Operation Mode Control Register (CMC)

Address: FFFA0H After reset: 00H R/W Symbol 7 6 5 3 2 1 0 **EXCLK OSCSEL EXCLKS OSCSELS** AMPHS1 AMPHS0 AMPH CMC

EXCLK	OSCSEL	High-speed system clock X1/P121 pin X2/EXCLK/P122 pin pin operation mode		X2/EXCLK/P122 pin
0	0	Input port mode Input port		
0	1	X1 oscillation mode		r connection
1	0	Input port mode	Input port	
1	1	External clock input mode	node Input port External clock input	

EXCLKS	OSCSELS	Subsystem clock pin XT1/P123 pin XT2/EXCLKS/P124 pin operation mode		XT2/EXCLKS/P124 pin
0	0	Input port mode Input port		
0	1	XT1 oscillation mode		tion
1	0	Input port mode	Input port	
1	1	External clock input mode	clock input mode Input port External clock input	

AMPHS1	AMPHS0	XT1 oscillator oscillation mode selection	
0	0	ow power consumption oscillation (default)	
0	1	lormal oscillation	
1	0	Itra-low power consumption oscillation	
1	1	Setting prohibited	

I	AMPH	Control of X1 clock oscillation frequency
	0	1 MHz \leq fx \leq 10 MHz
	1	10 MHz < fx ≤ 20 MHz

- Cautions 1. The CMC register can be written only once after reset release, by an 8-bit memory manipulation instruction. When using the CMC register with its initial value (00H), be sure to set the register to 00H after a reset ends in order to prevent malfunction due to a program loop. Such a malfunction becomes unrecoverable when a value other than 00H is mistakenly written.
 - 2. After reset release, set the CMC register before X1 or XT1 oscillation is started as set by the clock operation status control register (CSC).
 - 3. Be sure to set the AMPH bit to 1 if the X1 clock oscillation frequency exceeds 10 MHz.
 - 4. Specify the settings for the AMPH, AMPHS1, and AMPHS0 bits while fiн is selected as fclk after a reset ends (before fclk is switched to fмx).
 - 5. Oscillation stabilization time of fxT, counting on the software.
 - 6. Although the maximum system clock frequency is 24 MHz, the maximum frequency of the X1 oscillator is 20 MHz.

(Cautions and Remark are given on the next page.)

- Cautions 7. The XT1 oscillator is a circuit with low amplification in order to achieve low-power consumption. Note the following points when designing the circuit.
 - Pins and circuit boards include parasitic capacitance. Therefore, perform oscillation evaluation using a circuit board to be actually used and confirm that there are no problems.
 - Before using the ultra-low power consumption oscillation (AMPHS1, AMPHS0 = 1, 0) as the mode of the XT1 oscillator, evaluate the resonators.
 - Make the wiring between the XT1 and XT2 pins and the resonators as short as
 possible, and minimize the parasitic capacitance and wiring resistance. Note
 this particularly when the ultra-low power consumption oscillation (AMPHS1,
 AMPHS0 = 1, 0) is selected.
 - Configure the circuit of the circuit board, using material with little wiring resistance.
 - Place a ground pattern that has the same potential as Vss as much as possible near the XT1 oscillator.
 - Be sure that the signal lines between the XT1 and XT2 pins, and the resonators
 do not cross with the other signal lines. Do not route the wiring near a signal
 line through which a high fluctuating current flows.
 - The impedance between the XT1 and XT2 pins may drop and oscillation may be disturbed due to moisture absorption of the circuit board in a high-humidity environment or dew condensation on the board. When using the circuit board in such an environment, take measures to damp-proof the circuit board, such as by coating.
 - When coating the circuit board, use material that does not cause capacitance or leakage between the XT1 and XT2 pins.

Remark fx: X1 clock frequency

5.3.2 System clock control register (CKC)

This register is used to select a CPU/peripheral hardware clock and main system clock.

The CKC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

Figure 5-3. Format of System Clock Control Register (CKC)

Address: FF	FA4H Afte	r reset: 00H	R/W ^{Note 1}					
Symbol	<7>	<6>	<5>	<4>	3	2	1	0
CKC	CLS	CSS	MCS	MCM0	0	0	0	0

CLS	Status of CPU/peripheral hardware clock (fclk)	
0	Main system clock (f _{MAIN})	
1	Subsystem clock (fsuB)	

CSS	Selection of CPU/peripheral hardware clock (fclk)	
0	Main system clock (f _{MAIN})	
1 Note 2	Subsystem clock (fsub)	

MCS	Status of Main system clock (fmain)	
0	High-speed on-chip oscillator clock (f⊮)	
1	High-speed system clock (f _{MX})	

MCM0 Note	Main system clock (fmain) operation control	
0	Selects the high-speed on-chip oscillator clock (fin) as the main system clock (fmain)	
1	Selects the high-speed system clock (fmx) as the main system clock (fmain)	

Notes 1. Bits 7 and 5 are read-only.

2. Changing the value of the MCM0 bit is prohibited while the CSS bit is set to 1.

Remarks 1. fin: High-speed on-chip oscillator clock frequency

fмх: High-speed system clock frequency

fmain: Main system clock frequency

fsub: Subsystem clock frequency

2. x: don't care

Cautions 1. Be sure to set bit 3 to 0.

- 2. The clock set by the CSS bit is supplied to the CPU and peripheral hardware. If the CPU clock is changed, therefore, the clock supplied to peripheral hardware (except the real-time clock, 12-bit interval timer, clock output/buzzer output, LCD driver/controller, and watchdog timer) is also changed at the same time. Consequently, stop each peripheral function when changing the CPU/peripheral hardware clock.
- 3. If the subsystem clock is used as the peripheral hardware clock, the operations of the A/D converter and IICA are not guaranteed. For the operating characteristics of the peripheral hardware, refer to the chapters describing the various peripheral hardware as well as CHAPTER 30 or 31 ELECTRICAL SPECIFICATIONS.

5.3.3 Clock operation status control register (CSC)

This register is used to control the operations of the high-speed system clock, high-speed on-chip oscillator clock, and subsystem clock (except the low-speed on-chip oscillator clock).

The CSC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to C0H.

Figure 5-4. Format of Clock Operation Status Control Register (CSC)

 Address:
 FFFA1H
 After reset:
 COH
 R/W

 Symbol
 <7>
 <6>
 5
 4
 3
 2
 1
 <0>

 CSC
 MSTOP
 XTSTOP
 0
 0
 0
 0
 HIOSTOP

MSTOP	High-speed system clock operation control		
	X1 oscillation mode	External clock input mode	Input port mode
0	X1 oscillator operating	External clock from EXCLK pin is valid	Input port
1	X1 oscillator stopped	External clock from EXCLK pin is invalid	

XTSTOP	Subsystem clock operation control		
	XT1 oscillation mode	External clock input mode	Input port mode
0	XT1 oscillator operating	External clock from EXCLKS pin is valid	Input port
1	XT1 oscillator stopped	External clock from EXCLKS pin is invalid	

HIOSTOP	High-speed on-chip oscillator clock operation control	
0	High-speed on-chip oscillator operating	
1	High-speed on-chip oscillator stopped	

- Cautions 1. After reset release, set the clock operation mode control register (CMC) before setting the CSC register.
 - Set the oscillation stabilization time select register (OSTS) before setting the MSTOP bit to 0 after releasing reset. Note that if the OSTS register is being used with its default settings, the OSTS register is not required to be set here.
 - To start X1 oscillation as set by the MSTOP bit, check the oscillation stabilization time of the X1 clock by using the oscillation stabilization time counter status register (OSTC).
 - 4. When starting XT1 oscillation by setting the XSTOP bit, wait for oscillation of the subsystem clock to stabilize by setting a wait time using software.
 - 5. Do not stop the clock selected for the CPU peripheral hardware clock (fclκ) with the OSC register.
 - 6. The setting of the flags of the register to stop clock oscillation (invalidate the external clock input) and the condition before clock oscillation is to be stopped are as Table 5-2.

Before stopping the clock oscillation, check the conditions before the clock oscillation is stopped.

Table 5-2. Stopping Clock Method

Clock	Condition Before Stopping Clock (Invalidating External Clock Input)	Setting of CSC Register Flags
X1 clock External main system clock	CPU and peripheral hardware clocks operate with a clock other than the high-speed system clock. (CLS = 0 and MCS = 0, or CLS = 1)	MSTOP = 1
XT1 clock External subsystem clock	CPU and peripheral hardware clocks operate with a clock other than the subsystem clock. (CLS = 0)	XTSTOP = 1
High-speed on-chip oscillator clock	CPU and peripheral hardware clocks operate with a clock other than the high-speed on-chip oscillator clock. (CLS = 0 and MCS = 1, or CLS = 1)	HIOSTOP = 1

5.3.4 Oscillation stabilization time counter status register (OSTC)

This is the register that indicates the count status of the X1 clock oscillation stabilization time counter.

The X1 clock oscillation stabilization time can be checked in the following case,

- If the X1 clock starts oscillation while the high-speed on-chip oscillator clock or subsystem clock is being used as the CPU clock.
- If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock with the X1 clock oscillating.

The OSTC register can be read by a 1-bit or 8-bit memory manipulation instruction.

When reset signal is generated, the STOP instruction and MSTOP (bit 7 of clock operation status control register (CSC)) = 1 clear the OSTC register to 00H.

Remark The oscillation stabilization time counter starts counting in the following cases.

- When oscillation of the X1 clock starts (EXCLK, OSCSEL = 0, 1 → MSTOP = 0)
- When the STOP mode is released


Figure 5-5. Format of Oscillation Stabilization Time Counter Status Register (OSTC)

Address: FFFA2H After reset: 00H Symbol 6 5 4 3 2 OSTC MOST MOST MOST MOST MOST MOST MOST MOST 8 9 10 13 15 17 18 11

MOST	MOST	MOST	MOST	MOST	MOST	MOST	MOST	Oscillation stabilization time status		
8	9	10	11	13	15	17	18		fx = 10 MHz	fx = 20 MHz
0	0	0	0	0	0	0	0	28/fx max.	25.6 <i>μ</i> s max.	12.8 <i>μ</i> s max.
1	0	0	0	0	0	0	0	28/fx min.	25.6 μ s min.	12.8 <i>μ</i> s min.
1	1	0	0	0	0	0	0	29/fx min.	51.2 <i>μ</i> s min.	25.6 μ s min.
1	1	1	0	0	0	0	0	2 ¹⁰ /fx min.	102.4 μ s min.	51.2 <i>μ</i> s min.
1	1	1	1	0	0	0	0	2 ¹¹ /fx min.	204.8 μ s min.	102.4 μ s min.
1	1	1	1	1	0	0	0	2 ¹³ /fx min.	819.2 μ s min.	$409.6~\mu \mathrm{s}$ min.
1	1	1	1	1	1	0	0	2 ¹⁵ /fx min.	3.27 ms min.	1.64 ms min.
1	1	1	1	1	1	1	0	2 ¹⁷ /fx min.	13.11 ms min.	6.55 ms min.
1	1	1	1	1	1	1	1	2 ¹⁸ /fx min.	26.21 ms min.	13.11 ms min.

Cautions 1. After the above time has elapsed, the bits are set to 1 in order from the MOST8 bit and remain 1.

- 2. The oscillation stabilization time counter counts up to the oscillation stabilization time set by the oscillation stabilization time select register (OSTS).
 In the following cases, set the oscillation stabilization time of the OSTS register to the value greater than the count value which is to be checked by the OSTC register.
 - If the X1 clock starts oscillation while the high-speed on-chip oscillator clock or subsystem clock is being used as the CPU clock.
 - If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock with the X1 clock oscillating.
 (Note, therefore, that only the status up to the oscillation stabilization time set by the OSTS register is set to the OSTC register after the STOP mode is released.)
- 3. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency

5.3.5 Oscillation stabilization time select register (OSTS)

This register is used to select the X1 clock oscillation stabilization wait time.

When the X1 clock is made to oscillate by clearing the MSTOP bit to start the X1 oscillation circuit operating, actual operation is automatically delayed for the time set in the OSTS register.

When switching the CPU clock from the high-speed on-chip oscillator clock or subsystem clock to the X1 clock, and when using the high-speed on-chip oscillator clock for switching the X1 clock from the oscillating state to STOP mode, use the oscillation stabilization time counter status register (OSTC) to confirm that the desired oscillation stabilization time has elapsed after release from the STOP mode. That is, use the OSTC register to check that the oscillation stabilization time corresponding to its setting has been reached.

The OSTS register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets the OSTS register to 07H.


Figure 5-6. Format of Oscillation Stabilization Time Select Register (OSTS)

Address: FF	FFA3H Afte	r reset: 07H	R/W					
Symbol	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0

OSTS2	OSTS1	OSTS0	Oscillation stabilization time selection				
				fx = 10 MHz	fx = 20 MHz		
0	0	0	28/fx	25.6 μs	12.8 <i>μ</i> s		
0	0	1	2 ⁹ /fx	51.2 <i>μ</i> s	25.6 μs		
0	1	0	2 ¹⁰ /fx	102.4 <i>μ</i> s	51.2 <i>μ</i> s		
0	1	1	2 ¹¹ /fx	204.8 μs	102.4 <i>μ</i> s		
1	0	0	2 ¹³ /fx	819.2 <i>μ</i> s	409.6 μs		
1	0	1	2 ¹⁵ /fx	3.27 ms	1.64 ms		
1	1	0	2 ¹⁷ /fx	13.11 ms	6.55 ms		
1	1	1	2 ¹⁸ /fx	26.21 ms	13.11 ms		

Cautions 1. Change the setting of the OSTS register before setting the MSTOP bit of the clock operation status control register (CSC) to 0.

- 2. The oscillation stabilization time counter counts up to the oscillation stabilization time set by the OSTS register.
 - In the following cases, set the oscillation stabilization time of the OSTS register to the value greater than the count value which is to be checked by the OSTC register after the oscillation starts.
 - If the X1 clock starts oscillation while the high-speed on-chip oscillator clock or subsystem clock is being used as the CPU clock.
 - If the STOP mode is entered and then released while the high-speed on-chip oscillator clock is being used as the CPU clock with the X1 clock oscillating. (Note, therefore, that only the status up to the oscillation stabilization time set by the OSTS register is set to the OSTC register after the STOP mode is released.)
- 3. The X1 clock oscillation stabilization wait time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency

5.3.6 Peripheral enable register 0 (PER0)

These registers are used to enable or disable supplying the clock to the peripheral hardware. Clock supply to the hardware that is not used is also stopped so as to decrease the power consumption and noise.

To use the peripheral functions below, which are controlled by this register, set (1) the bit corresponding to each function before specifying the initial settings of the peripheral functions.

- Real-time clock, 12-bit interval timer
- A/D converter
- Serial interface IICA0
- Serial array unit 0
- Timer array unit 0
- LCD driver/controller

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 5-7. Format of Peripheral Enable Register 0 (PER0) (1/2)

Address: F00F0H After reset: 00H			R/W						
Symbol	<7>	6	<5>	<4>	3	<2>	1	<0>	
PER0	RTCEN	0	ADCEN	IICA0EN	0	SAU0EN	0	TAU0EN	

RTCEN	Real-time clock (RTC) and	LCD driver/controller and clock output/buzzer output controller				
	12-bit interval timer	When subsystem clock (fsub) is selected.	When subsystem clock (fsuв) is not selected.			
0	Stops input clock supply. SFR used by the real-time clock (RTC) and 12-bit interval timer cannot be written. The real-time clock (RTC) and 12-bit interval timer are in the reset status.	Stops input clock and subsystem clock supply. • SFR used by the LCD driver/controller and clock output/buzzer output can be read and written.	Enables input clock and main system clock supply. • SFR used by the LCD driver/controller and clock output/buzzer output can be read and written.			
1	Enables input clock supply. SFR used by the real-time clock (RTC) and 12-bit interval timer can be read and written.	Enables input clock and subsystem clock supply. • SFR used by the LCD driver/controller and clock output/buzzer output can be read and written.				

ADCEN	Control of A/D converter input clock supply
0	Stops input clock supply. • SFR used by the A/D converter cannot be written. • The A/D converter is in the reset status.
1	Enables input clock supply. • SFR used by the A/D converter can be read and written.

Caution Be sure to clear the following bits 1, 3, and 6 to 0.

Figure 5-7. Format of Peripheral Enable Register 0 (PER0) (2/2)

Address: F00F0H After reset: 00H R/W Symbol <7> <5> <4> 3 <2> <0> 1 PER0 RTCEN 0 **ADCEN** IICA0EN 0 SAU0EN 0 TAU0EN

IICA0EN	Control of serial interface IICA0 input clock supply
0	Stops input clock supply. SFR used by the serial interface IICA0 cannot be written. The serial interface IICA0 is in the reset status.
1	Enables input clock supply. • SFR used by the serial interface IICA0 can be read and written.

SAU0EN	Control of serial array unit 0 input clock supply
0	 Stops input clock supply. SFR used by the serial array unit 0 cannot be written. The serial array unit 0 is in the reset status.
1	Enables input clock supply. • SFR used by the serial array unit 0 can be read and written.

TAU0EN	Control of timer array unit 0 input clock supply
0	Stops input clock supply. SFR used by timer array unit 0 cannot be written. Timer array unit 0 is in the reset status.
1	Enables input clock supply. • SFR used by timer array unit 0 can be read and written.

Caution Be sure to clear the following bits 1, 3, and 6 to 0.

5.3.7 Subsystem clock supply mode control register (OSMC)

This register is used to reduce power consumption by stopping as many unnecessary clock functions.

If the RTCLPC bit is set to 1, power consumption can be reduced, because clock supply to the peripheral functions, except the real-time clock, 12-bit interval timer, and LCD driver/controller, is stopped in HALT mode while subsystem clock is selected as CPU clock. Set bit 7 (RTCEN) of peripheral enable registers 0 (PER0) to 1 before this setting.

In addition, the OSMC register can be used to select the operation clock of the real-time clock, 12-bit interval timer, and LCD driver/controller.

The OSMC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 5-8. Format of Subsystem Clock Supply Mode Control Register (OSMC)

Address: F0	00F3H After	reset: 00H	R/W						
Symbol	7	6	5	4	3	2	1	0	
OSMC	RTCLPC	0	0	WUTMMCK0	0	0	0	0	

RTCLPC	Setting in HALT mode while subsystem clock is selected as CPU clock						
0	Enables supply of subsystem clock to peripheral functions						
	(See Table 19-1 for peripheral functions whose operations are enabled.)						
1	Stops supply of subsystem clock to peripheral functions other than real-time clock, 12-bit interval timer, and LCD driver/controller.						

WUTMMCK0 Note	Selection of operation clock for real-time clock, 12-bit interval timer, and LCD driver/controller	Selection of clock output from PCLBUZn pin of clock output/buzzer output
0	Subsystem clock (fs∪в)	Selecting the subsystem clock (fsub) is enabled.
1	Low-speed on-chip oscillator clock (f∟)	Selecting the subsystem clock (fsub) is disabled.

Note Be sure to select the subsystem clock (WUTMMCK0 bit = 0) if the subsystem clock is oscillating.

Cautions 1. The subsystem clock and low-speed on-chip oscillator clock can only be switched by using the WUTMMCK0 bit if the real-time clock, 12-bit interval timer, and LCD driver/controller are all stopped.

These are stopped as follows:

Real-time clock: Set the RTCE bit to 0.

12-bit interval timer: Set the RINTE bit to 0.

LCD driver/controller: Set the SCOC and VLCON bits to 0.

2. Do not select fsub as the clock output or buzzer output clock when the WUTMMCK0 bit is set to 1.

Remark RTCE: Bit 7 of real-time clock control register 0 (RTCC0)

RINTE: Bit 15 of the interval timer control register (ITMC)

SCOC: Bit 6 of LCD mode register 1 (LCDM1) VLCON: Bit 5 of LCD mode register 1 (LCDM1)

5.3.8 High-speed on-chip oscillator frequency select register (HOCODIV)

The frequency of the high-speed on-chip oscillator which is set by an option byte (000C2H) can be changed by using high-speed on-chip oscillator frequency select register (HOCODIV). However, the selectable frequency depends on the FRQSEL3 bit of the option byte (000C2H).

The HOCODIV register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to default value (undefined).

Figure 5-9. Format of High-speed On-chip Oscillator frequency select register (HOCODIV)

Address: F00A8H After reset: undefined			ined R/W					
Symbol	7	6	5	4	3	2	1	0
HOCODIV	0	0	0	0	0	HOCODIV2	HOCODIV1	HOCODIV0

HOCODIV2	HOCODIV1	HOCODIV0	High-Speed On-Chip Oscillator Clock Frequency		
			FRQSEL3 Bit is 0	FRQSEL3 Bit is 1	
0	0	0	24 MHz	Setting prohibited	
0	0	1	12 MHz	16 MHz	
0	1	0	6 MHz	8 MHz	
0	1	1	3 MHz	4 MHz	
1	0	0	Setting prohibited	2 MHz	
1	0	1	Setting prohibited	1 MHz	
Other than above			Setting prohibited		

Cautions 1. Set the HOCODIV register within the operable voltage range of the flash operation mode set in the option byte (000C2H) before and after the frequency change.

Option Byte (000C2H) Value		Flash Operation Mode	Operating	Operating Voltage	
CMODE1	CMODE2		Frequency Range	Range	
0	0	LV (low-voltage main) mode	1 to 4 MHz	1.6 to 5.5 V	
1	0	LS (low-speed main) mode	1 to 8 MHz	1.8 to 5.5 V	
1	1	HS (high-speed main) mode	1 to 16 MHz	2.4 to 5.5 V	
			1 to 32 MHz	2.7 to 5.5 V	

- 2. Set the HOCODIV register with the high-speed on-chip oscillator clock (fih) selected as the CPU/peripheral hardware clock (fclk).
- After the frequency is changed with the HOCODIV register, the frequency is switched after the following transition time has elapsed. Even if the same value is set in the HOCODIV register, a CPU/peripheral hardware clock wait of up to three clocks will occur.
 - Operation for three clocks at the pre-change frequency
 - CPU/peripheral hardware clock wait at the post-change frequency for up to three clocks

5.3.9 High-speed on-chip oscillator trimming register (HIOTRM)

This register is used to adjust the accuracy of the high-speed on-chip oscillator.

With self-measurement of the high-speed on-chip oscillator frequency via a timer using high-accuracy external clock input (timer array unit), and so on, the accuracy can be adjusted.

The HIOTRM register can be set by an 8-bit memory manipulation instruction.

Caution The frequency will vary if the temperature and V_{DD} pin voltage change after accuracy adjustment. When the temperature and V_{DD} voltage change, accuracy adjustment must be executed regularly or before the frequency accuracy is required.

Figure 5-10. Format of High-Speed On-Chip Oscillator Trimming Register (HIOTRM)

Address: F00A0H After reset: Note		R/W						
Symbol	7	6	5	4	3	2	1	0
HIOTRM	0	0	HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0

HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0	High-speed on-chip oscillator
0	0	0	0	0	0	Minimum speed
0	0	0	0	0	1	↑
0	0	0	0	1	0	
0	0	0	0	1	1	
0	0	0	1	0	0	
		•	•			
1	1	1	1	1	0	•
1	1	1	1	1	1	Maximum speed

Note The reset value differs for each chip.

Remarks 1. The HIOTRM register holds a six-bit value used to adjust the high-speed on-chip oscillator with an increment of 1 corresponding to an increase of frequency by about 0.05%.

2. For the usage example of the HIOTRM register, see the application note for RL78 MCU series High-speed On-chip Oscillator (HOCO) Clock Frequency Correction (R01AN0464).

5.4 System Clock Oscillator

5.4.1 X1 oscillator

The X1 oscillator oscillates with a crystal resonator or ceramic resonator (1 to 20 MHz) connected to the X1 and X2 pins.

An external clock can also be input. In this case, input the clock signal to the EXCLK pin.

To use the X1 oscillator, set bits 7 and 6 (EXCLK, OSCSEL) of the clock operation mode control register (CMC) as follows.


- Crystal or ceramic oscillation: EXCLK, OSCSEL = 0, 1
- External clock input: EXCLK, OSCSEL = 1, 1

When the X1 oscillator is not used, set the input port mode (EXCLK, OSCSEL = 0, 0).


When the pins are not used as input port pins, either, see **Table 2-3 Connection of Unused Pins (64-pin products)**. Figure 5-11 shows an example of the external circuit of the X1 oscillator.

Figure 5-11. Example of External Circuit of X1 Oscillator

(a) Crystal or ceramic oscillation



(b) External clock



Cautions are listed on the next page.

5.4.2 XT1 oscillator

The XT1 oscillator oscillates with a crystal resonator (32.768 kHz (TYP.)) connected to the XT1 and XT2 pins.

To use the XT1 oscillator, set bit 4 (OSCSELS) of the clock operation mode control register (CMC) to 1.

An external clock can also be input. In this case, input the clock signal to the EXCLKS pin.

To use the XT1 oscillator, set bits 5 and 4 (EXCLKS, OSCSELS) of the clock operation mode control register (CMC) as follows.

Crystal oscillation: EXCLKS, OSCSELS = 0, 1
 External clock input: EXCLKS, OSCSELS = 1, 1

When the XT1 oscillator is not used, set the input port mode (EXCLKS, OSCSELS = 0, 0).

When the pins are not used as input port pins, either, see Table 2-3 Connection of Unused Pins (64-pin products).

Figure 5-12 shows an example of the external circuit of the XT1 oscillator.

Figure 5-12. Example of External Circuit of XT1 Oscillator

(a) Crystal oscillation (b) External clock Vss XT1 XT2 External clock EXCLKS

Caution

When using the X1 oscillator and XT1 oscillator, wire as follows in the area enclosed by the broken lines in the Figures 5-10 and 5-11 to avoid an adverse effect from wiring capacitance.

- · Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as Vss. Do not ground the capacitor to a ground pattern through which a high current flows.
- · Do not fetch signals from the oscillator.

The XT1 oscillator is a circuit with low amplification in order to achieve low-power consumption. Note the following points when designing the circuit.

- Pins and circuit boards include parasitic capacitance. Therefore, perform oscillation evaluation using a circuit board to be actually used and confirm that there are no problems.
- Before using the ultra-low power consumption oscillation (AMPHS1, AMPHS0 = 1, 0) as the mode of the XT1 oscillator, evaluate the resonators.
- Make the wiring between the XT1 and XT2 pins and the resonators as short as possible, and minimize the parasitic capacitance and wiring resistance. Note this particularly when the ultralow power consumption oscillation (AMPHS1, AMPHS0 = 1, 0) is selected.
- Configure the circuit of the circuit board, using material with little wiring resistance.
- Place a ground pattern that has the same potential as Vss as much as possible near the XT1 oscillator.
- Be sure that the signal lines between the XT1 and XT2 pins, and the resonators do not cross
 with the other signal lines. Do not route the wiring near a signal line through which a high
 fluctuating current flows.
- The impedance between the XT1 and XT2 pins may drop and oscillation may be disturbed due
 to moisture absorption of the circuit board in a high-humidity environment or dew
 condensation on the board. When using the circuit board in such an environment, take
 measures to damp-proof the circuit board, such as by coating.
- When coating the circuit board, use material that does not cause capacitance or leakage between the XT1 and XT2 pins.


Figure 5-13 shows examples of incorrect resonator connection.

Figure 5-13. Examples of Incorrect Resonator Connection (1/2)

(a) Too long wiring (b) Crossed signal line PORT X2 NG 401 $\{0\}$ NG NG

(c) The X1 and X2 signal line wires cross.

(d) A power supply/GND pattern exists under the X1 and X2 wires.





Note Do not place a power supply/GND pattern under the wiring section (section indicated by a broken line in the figure) of the X1 and X2 pins and the resonators in a multi-layer board or double-sided board. Do not configure a layout that will cause capacitance elements and affect the oscillation characteristics.


Remark When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively.

Figure 5-13. Examples of Incorrect Resonator Connection (2/2)


(e) Wiring near high alternating current







(g) Signals are fetched



Caution When X2 and XT1 are wired in parallel, the crosstalk noise of X2 may increase with XT1, resulting in malfunctioning.

Remark When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively.

5.4.3 High-speed on-chip oscillator

The high-speed on-chip oscillator is incorporated in the RL78/L12. The frequency can be selected from among 24, 16, 12, 8, 6, 4, 3, 2, or 1 MHz by using the option byte (000C2H). Oscillation can be controlled by bit 0 (HIOSTOP) of the clock operation status control register (CSC). The high-speed on-chip oscillator automatically starts oscillating after reset release.

5.4.4 Low-speed on-chip oscillator

The low-speed on-chip oscillator is incorporated in the RL78/L12.

The low-speed on-chip oscillator clock is used only as the watchdog timer, real-time clock, and 12-bit interval timer clock. The low-speed on-chip oscillator clock cannot be used as the CPU clock.

The low-speed on-chip oscillator runs while the watchdog timer is operating or when the setting of bit 4 (WUTMMCK0) in the subsystem clock supply mode control register (OSMC) is 1.

The low-speed on-chip oscillator is stopped when the watchdog timer is stopped and WUTMMCK0 is set to 0.

5.5 Clock Generator Operation

The clock generator generates the following clocks and controls the operation modes of the CPU, such as standby mode (see **Figure 5-1**).

- Main system clock fmain
 - High-speed system clock fmx

X1 clock fx

External main system clock fex

- High-speed on-chip oscillator fін
- Subsystem clock fsub
 - XT1 clock fxT
 - External subsystem clock fexs
- Low-speed on-chip oscillator clock fill
- CPU/peripheral hardware clock fclk

The CPU starts operation when the high-speed on-chip oscillator starts outputting after a reset release in the RL78/L12. When the power supply voltage is turned on, the clock generator operation is shown in Figure 5-14.




Figure 5-14. Clock Generator Operation When Power Supply Voltage Is Turned On

- <1> When the power is turned on, an internal reset signal is generated by the power-on-reset (POR) circuit.
- <2> When the power supply voltage exceeds 1.51 V (TYP.), the reset is released and the high-speed on-chip oscillator automatically starts oscillation.
- <3> The CPU starts operation on the high-speed on-chip oscillator clock after a reset processing such as waiting for the voltage of the power supply or regulator to stabilize has been performed after reset release.
- <4> Set the start of oscillation of the X1 or XT1 clock via software (see **5.6.2 Example of setting X1 oscillation clock**).
- <5> When switching the CPU clock to the X1 or XT1 clock, wait for the clock oscillation to stabilize, and then set switching via software (see 5.6.2 Example of setting X1 oscillation clock and 5.6.3 Example of setting XT1 oscillation clock).
- **Notes 1.** The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed onchip oscillator clock.
 - 2. When releasing a reset, confirm the oscillation stabilization time for the X1 clock using the oscillation stabilization time counter status register (OSTC).
 - 3. For the reset processing time, see CHAPTER 21 POWER-ON-RESET CIRCUIT.

Caution It is not necessary to wait for the oscillation stabilization time when an external clock input from the EXCLK pin is used.

5.6 Controlling Clock

5.6.1 Example of setting high-speed on-chip oscillator

After a reset release, the CPU/peripheral hardware clock (fcLK) always starts operating with the high-speed on-chip oscillator clock. The frequency of the high-speed on-chip oscillator can be selected from 24, 16, 12, 8, 6, 4, 3, 2, and 1 MHz by using FRQSEL0 to FRQSEL3 of the option byte (000C2H).

[Option byte setting] Address: 000C2H

(000C2H)

Option byte

7	6	5	4	3	2	1	0
CMODE1	CMODE0			FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0
0/1	0/1	1	0	0/1	0/1	0/1	0/1

CMODE1	CMODE0	Setting	of flash operation mode				
0	0	LV (low voltage main) mode	V _{DD} = 1.6 V to 5.5 V@1 MHz to 4 MHz				
1	1 0 LS (low speed main) mode V _{DD} = 1.8 V to 5.5 V@1 MHz						
1	1	HS (high speed main) mode	V _{DD} = 2.4 V to 5.5 V@1 MHz to 16 MHz				
			V _{DD} = 2.7 V to 5.5 V@1 MHz to 24 MHz				
Other than above		Setting prohibited					

FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0	Frequency of the high-speed on-chip oscillator
0	0	0	0	24 MHz
1	0	0	1	16 MHz
0	0	0	1	12 MHz
1	0	1	0	8 MHz
0	0	1	0	6 MHz
1	0	1	1	4 MHz
0	0	1	1	3 MHz
1	1	0	0	2 MHz
1	1	0	1	1 MHz
	Other tha	an above		Setting prohibited

[High-speed on-chip oscillator frequency select register (HOCODIV) setting]

Address: F00A8H

7 6 5 4 3 2 1 0 HOCODIV 0 0 0 0 HOCODIV2 HOCODIV1 HOCODIV0

110000011/0	110000011/4	LIOCODIVO	Selection of high-speed on-chip oscillator clock frequency				
HOCODIV2	HOCODIV1	HOCODIV0	FRQSEL3 Bit is 0	FRQSEL3 Bit is 1			
0	0	0	24 MHz	Setting prohibited			
0	0	1	12 MHz	16 MHz			
0	1	0	6 MHz	8 MHz			
0	1	1	3 MHz	4 MHz			
1	0	0	Setting prohibited	2 MHz			
1	1 0 1		Setting prohibited	1 MHz			
0	ther than abo	ve	Setting prohibited				

5.6.2 Example of setting X1 oscillation clock

After a reset release, the CPU/peripheral hardware clock (fclk) always starts operating with the high-speed on-chip oscillator clock. To subsequently change the clock to the X1 oscillation clock, set the oscillator and start oscillation by using the oscillation stabilization time select register (OSTS), clock operation mode control register (CMC) and clock operation status control register (CSC) and wait for oscillation to stabilize by using the oscillation stabilization time counter status register (OSTC). After the oscillation stabilizes, set the X1 oscillation clock to fclk by using the system clock control register (CKC).

[Register settings] Set the register in the order of <1> to <5> below.

<1> Set (1) the OSCSEL bit of the CMC register, except for the cases where $f_X > 10$ MHz, in such cases set (1) the AMPH bit, to operate the X1 oscillator.

_	7	6	5	4	3	2	1	0
CMC	EXCLK	OSCSEL	EXCLKS	OSCSELS		AMPHS1	AMPHS0	AMPH
CIVIC	0	1	0	0	0	0	0	0/1

AMPH bit: Set this bit to 0 if the X1 oscillation clock is 10 MHz or less.

<2> Using the OSTS register, select the oscillation stabilization time of the X1 oscillator at releasing of the STOP mode. Example: Setting values when a wait of at least 102.4 μ s is set based on a 10 MHz resonator.

	7	6	5	4	3	2	1	0
OSTS						OSTS2	OSTS1	OSTS0
0313	0	0	0	0	0	0	1	0

<3> Clear (0) the MSTOP bit of the CSC register to start oscillating the X1 oscillator.

	7	6	5	4	3	2	1	0
CSC	MSTOP	XTSTOP						HIOSTOP
030	0	1	0	0	0	0	0	0

<4> Use the OSTC register to wait for oscillation of the X1 oscillator to stabilize.

Example: Wait until the bits reach the following values when a wait of at least 102.4 μ s is set based on a 10 MHz resonator.

	7	6	5	4	3	2	1	0
OSTC	MOST8	MOST9	MOST10	MOST11	MOST13	MOST15	MOST17	MOST18
0310	1	1	1	0	0	0	0	0

<5> Use the MCM0 bit of the CKC register to specify the X1 oscillation clock as the CPU/peripheral hardware clock.

	7	6	5	4	3	2	1	0
CKC	CLS	CSS	MCS	MCM0				
CKC	0	0	0	1	0	0	0	0

Caution Set the HOCODIV register within the operable voltage range of the flash operation mode set in the option byte (000C2H) before and after the frequency change.

Option Byte (0	00C2H) Value	Florin Operation Mode	Operating	Operating Voltage
CMODE1	CMODE2	Flash Operation Mode	Frequency Range	Range
0	0	LV (low-voltage main) mode	1 to 4 MHz	1.6 to 5.5 V
1	0	LS (low-speed main) mode	1 to 8 MHz	1.8 to 5.5 V
1	1	HS (high-speed main) mode	1 to 16 MHz	2.4 to 5.5 V
			1 to 32 MHz	2.7 to 5.5 V

5.6.3 Example of setting XT1 oscillation clock

After a reset release, the CPU/peripheral hardware clock (fclk) always starts operating with the high-speed on-chip oscillator clock. To subsequently change the clock to the XT1 oscillation clock, set the oscillator and start oscillation by using the subsystem clock supply mode control register (OSMC), clock operation mode control register (CMC), and clock operation status control register (CSC), set the XT1 oscillation clock to fclk by using the system clock control register (CKC).

[Register settings] Set the register in the order of <1> to <5> below.

<1> To run only the real-time clock, 12-bit interval timer, and LCD driver/controller on the subsystem clock (ultra-low current consumption) when in the STOP mode or HALT mode during CPU operation on the subsystem clock, set the RTCLPC bit to 1.

	7	6	5	4	3	2	1	0
OSMC	RTCLPC			WUTMMCK0				
OSIVIC	0/1	0	0	0	0	0	0	0

<2> Set (1) the OSCSELS bit of the CMC register to operate the XT1 oscillator.

	7	6	5	4	3	2	1	0
CMC	EXCLK	OSCSEL	EXCLKS	OSCSELS		AMPHS1	AMPHS0	AMPH
CIVIC	0	0	0	1	0	0/1	0/1	0

AMPHS0 and AMPHS1 bits: These bits are used to specify the oscillation mode of the XT1 oscillator.

<3> Clear (0) the XTSTOP bit of the CSC register to start oscillating the XT1 oscillator.

	7	6	5	4	3	2	1	0
CSC	MSTOP	XTSTOP						HIOSTOP
CSC	1	0	0	0	0	0	0	0

<4> Use the timer function or another function to wait for oscillation of the subsystem clock to stabilize by using software.

<5> Use the CSS bit of the CKC register to specify the XT1 oscillation clock as the CPU/peripheral hardware clock.

7	6	5	4	3	2	1	0
CLS	CSS	MCS	мсм0				
0	1	0	0	0	0	0	0

CKC

164

5.6.4 CPU clock status transition diagram

Figure 5-15 shows the CPU clock status transition diagram of this product.

High-speed on-chip oscillator: Woken up Power ON X1 oscillation/EXCLK input: Stops (input port mode) XT1 oscillation/EXCLKS input: Stops (input port mode) V_{DD} ≥ Lower limit of the operating voltage range (release from the reset state triggered by the LVD circuit or an external reset) Reset release High-speed on-chip oscillator: Operating X1 oscillation/EXCLK input: Stops (input port mode)
XT1 oscillation/EXCLKS input: Stops (input port mode) High-speed on-chip oscillator: Operating High-speed on-chip oscillator: Stops X1 oscillation/EXCLK input: Stops XT1 oscillation/EXCLKS input: (H) X1 oscillation/EXCLK input: Selectable by CPU
XT1 oscillation/EXCLKS input: Selectable by CPU CPU: Operating CPU: High-speed with high-speed on-chip oscillator on-chip oscillator

→ STOP Oscillatable High-speed on-chip oscillator: Selectable by CPU X1 oscillation/EXCLK input: CPU: Operating with XT1 oscillation of (J)High-speed on-chip oscillator: Operating X1 oscillation/EXCLK input: Stops XT1 oscillation/EXCLKS input: Oscillatable Selectable by CPU CPU: High-speed on-chip oscillator → SNOOZE (E) EXCLKS input XT1 oscillation/EXCLKS input CPU: High-speed on-chip oscillator → HALT Operating (C) CPU: Operating High-speed on-chip oscillator: Operating CPU: XT1 oscillation/EXCLKS input → HALT X1 oscillation/EXCLK input: Oscillatable XT1 oscillation/EXCLKS input: Oscillatable with X1 oscillation or **EXCLK** input CPU: X1 oscillation/EXCLK High-speed on-chip oscillator: High-speed on-chip oscillator: Selectable by CPU Oscillatable input \rightarrow STOP (F) High-speed on-chip oscillator: Stops X1 oscillation/EXCLK input: X1 oscillation/EXCLK input: Stops XT1 oscillation/EXCLKS input: X1 oscillation/EXCLK input: Oscillatable XT1 oscillation/EXCLKS input: CPU: X1 oscillation/EXCLK Operating XT1 oscillation/EXCLKS input: Oscillatable Operating Selectable by CPU High-speed on-chip oscillator: Oscillatable X1 oscillation/EXCLK input: Operating XT1 oscillation/EXCLKS input:

Oscillatable

Figure 5-15. CPU Clock Status Transition Diagram

Table 5-3 shows transition of the CPU clock and examples of setting the SFR registers.

Table 5-3. CPU Clock Transition and SFR Register Setting Examples (1/5)

(1) CPU operating with high-speed on-chip oscillator clock (B) after reset release (A)

Status Transition	SFR Register Setting
$(A) \rightarrow (B)$	SFR registers do not have to be set (default status after reset release).

(2) CPU operating with high-speed system clock (C) after reset release (A)

(The CPU operates with the high-speed on-chip oscillator clock immediately after a reset release (B).)

(Setting sequence of SFR registers)

Setting Flag of SFR Register	СМ	C Register	Note	OSTS Register	CSC Register	OSTC Register	CKC Register
Status Transition	EXCLK	OSCSEL	AMPH		MSTOP		мсм0
$ (A) \rightarrow (B) \rightarrow (C) $ $ (X1 \ clock: 1 \ MHz \le f_X \le 10 \ MHz) $	0	1	0	Note 2	0	Must be checked	1
$(A) \rightarrow (B) \rightarrow (C)$ (X1 clock: 10 MHz < fx ≤ 20 MHz)	0	1	1	Note 2	0	Must be checked	1
$(A) \rightarrow (B) \rightarrow (C)$ (external main clock)	1	1	×	Note 2	0	Must not be checked	1

- **Notes 1.** The clock operation mode control register (CMC) can be written only once by an 8-bit memory manipulation instruction after reset release.
 - 2. Set the oscillation stabilization time as follows.
 - Desired the oscillation stabilization time counter status register (OSTC) oscillation stabilization time ≤
 Oscillation stabilization time set by the oscillation stabilization time select register (OSTS)

Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 30 or 31 ELECTRICAL SPECIFICATIONS).

(3) CPU operating with subsystem clock (D) after reset release (A)

(The CPU operates with the high-speed on-chip oscillator clock immediately after a reset release (B).)

(Setting sequence of SFR registers)

(Setting sequence of S	(Setting Sequence of SFR registers)						
Setting Flag of S	SFR Register	CMC Register ^{Note}		CSC Register	Waiting for Oscillation	CKC Register	
Status Transition	EXCLKS	OSCSELS	AMPHS1	AMPHS0	XTSTOP	Stabilization	CSS
$(A) \rightarrow (B) \rightarrow (D)$	0	1	0/1	0/1	0	Necessary	1
(XT1 clock)							
$(A) \to (B) \to (D)$	1	1	×	×	0	Necessary	1
(external sub clock)							

Note The clock operation mode control register (CMC) can be written only once by an 8-bit memory manipulation instruction after reset release.

Remarks 1. ×: don't care

2. (A) to (J) in Table 5-3 correspond to (A) to (J) in Figure 5-15.

Table 5-3. CPU Clock Transition and SFR Register Setting Examples (2/5)

(4) CPU clock changing from high-speed on-chip oscillator clock (B) to high-speed system clock (C)

(Setting sequence of SFR registers) CMC RegisterNote 1 Setting Flag of SFR Register OSTS CSC **OSTC** Register CKC Register Register Register Status Transition **EXCLK** OSCSEL **AMPH MSTOP** MCM0 $(B) \rightarrow (C)$ 0 0 Note 2 0 Must be checked (X1 clock: 1 MHz \leq fX \leq 10 MHz) $(B) \rightarrow (C)$ 0 1 Note 2 0 Must be checked (X1 clock: 10 MHz < fX \le 20 MHz) $(B) \rightarrow (C)$ 1 1 × Note 2 n Must not be checked 1 (external main clock)

Unnecessary if these registers Unnecessary if the CPU is operating with are already set the high-speed system clock

- **Notes 1.** The clock operation mode control register (CMC) can be changed only once after reset release. This setting is not necessary if it has already been set.
 - 2. Set the oscillation stabilization time as follows.
 - Desired the oscillation stabilization time counter status register (OSTC) oscillation stabilization time ≤
 Oscillation stabilization time set by the oscillation stabilization time select register (OSTS)

Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 30 or 31 ELECTRICAL SPECIFICATIONS).

(5) CPU clock changing from high-speed on-chip oscillator clock (B) to subsystem clock (D)

(Setting sequence of SFR registers) CKC Register Setting Flag of SFR Register CMC RegisterNote CSC Waiting for Oscillation Register Status Transition Stabilization **EXCLKS OSCSELS XTSTOP** CSS $(B) \rightarrow (D)$ 0 0 1 Necessary 1 (XT1 clock) 1 0 $(B) \rightarrow (D)$ 1 Necessary 1 (external sub clock)

Unnecessary if the CPU is operating with the subsystem clock

Note The clock operation mode control register (CMC) can be written only once by an 8-bit memory manipulation instruction after reset release.

Remarks 1. ×: don't care

2. (A) to (J) in Table 5-3 correspond to (A) to (J) in Figure 5-15.

Table 5-3. CPU Clock Transition and SFR Register Setting Examples (3/5)

(6) CPU clock changing from high-speed system clock (C) to high-speed on-chip oscillator clock (B)

(Setting sequence of SFR registers)

Setting Flag of SFR Register	CSC Register	Oscillation accuracy	CKC Register
Status Transition	HIOSTOP	stabilization time	MCM0
$(C) \rightarrow (B)$	0	18 <i>μ</i> s to 65 <i>μ</i> s	0

Unnecessary if the CPU is operating with the high-speed on-chip oscillator clock

(7) CPU clock changing from high-speed system clock (C) to subsystem clock (D)

(Setting sequence of SFR registers)

Setting Flag of SFR Register	CSC Register	Waiting for Oscillation	CKC Register
Status Transition	XTSTOP	Stabilization	CSS
$(C) \rightarrow (D)$	0	Necessary	1

Unnecessary if the CPU is operating with the subsystem clock

(8) CPU clock changing from subsystem clock (D) to high-speed on-chip oscillator clock (B)

(Setting sequence of SFR registers)

Setting Flag of SFR Register	CSC Register	Oscillation accuracy	CKC Register
Status Transition	HIOSTOP	stabilization time	CSS
$(D) \rightarrow (B)$	0	18 μ s to 65 μ s	0

Unnecessary if the CPU is operating with the highspeed on-chip oscillator clock

- Remarks 1. (A) to (J) in Table 5-3 correspond to (A) to (J) in Figure 5-15.
 - **2.** The oscillation accuracy stabilization time changes according to the temperature conditions and the STOP mode period.

Table 5-3. CPU Clock Transition and SFR Register Setting Examples (4/5)

(9) CPU clock changing from subsystem clock (D) to high-speed system clock (C)

(Setting sequence of SFR registers)

Setting Flag of SFR Register	OSTS	CSC Register	OSTC Register	CKC
	Register	MSTOP		CSS
Status Transition				
(D) \rightarrow (C) (X1 clock: 1 MHz \leq fx \leq 10 MHz)	Note	0	Must be checked	0
(D) \rightarrow (C) (X1 clock: 10 MHz < $f_X \le 20$ MHz)	Note	0	Must be checked	0
$(D) \rightarrow (C)$ (external main clock)	Note	0	Must not be checked	0

Unnecessary if the CPU is operating with the high-speed system clock

Note Set the oscillation stabilization time as follows.

Desired the oscillation stabilization time counter status register (OSTC) oscillation stabilization time ≤
 Oscillation stabilization time set by the oscillation stabilization time select register (OSTS)

Caution Set the clock after the supply voltage has reached the operable voltage of the clock to be set (see CHAPTER 30 or 31 ELECTRICAL SPECIFICATIONS).

- (10) HALT mode (E) set while CPU is operating with high-speed on-chip oscillator clock (B)
 - HALT mode (F) set while CPU is operating with high-speed system clock (C)
 - HALT mode (G) set while CPU is operating with subsystem clock (D)

Status Transition	Setting
$(B) \rightarrow (E)$	Executing HALT instruction
$(B) \to (E)$ $(C) \to (F)$	
$(D) \rightarrow (G)$	

Remark (A) to (J) in Table 5-3 correspond to (A) to (J) in Figure 5-15.

Table 5-3. CPU Clock Transition and SFR Register Setting Examples (5/5)

(11) • STOP mode (H) set while CPU is operating with high-speed on-chip oscillator clock (B)

• STOP mode (I) set while CPU is operating with high-speed system clock (C)

	(Setting sequence)			•
Status	Transition	Setting		
$(B) \to (H)$		Stopping peripheral functions that cannot	_	Executing STOP instruction
(C) → (I)	In X1 oscillation	operate in STOP mode	Sets the OSTS register	
	External main system clock		_	

(12) CPU changing from STOP mode (H) to SNOOZE mode (J)

For details about the setting for switching from the STOP mode to the SNOOZE mode, see 11.8 SNOOZE Mode Function, 12.5.7 SNOOZE mode function and 12.6.3 SNOOZE mode function.

Remark (A) to (J) in Table 5-3 correspond to (A) to (J) in Figure 5-15.

5.6.5 Condition before changing CPU clock and processing after changing CPU clock

Condition before changing the CPU clock and processing after changing the CPU clock are shown below.

Table 5-4. Changing CPU Clock (1/2)

CPU	Clock	Condition Before Change	Processing After Change	
Before Change	After Change			
High-speed on- chip oscillator clock	X1 clock	Stabilization of X1 oscillation OSCSEL = 1, EXCLK = 0, MSTOP = 0 After elapse of oscillation stabilization time	After checking that the CPU clock is switched to the clock after change, operating current can be reduced by	
	External main system clock	Enabling input of external clock from the EXCLK pin • OSCSEL = 1, EXCLK = 1, MSTOP = 0	stopping high-speed on-chip oscillator (HIOSTOP = 1).	
	XT1 clock	Stabilization of XT1 oscillation OSCSELS = 1, EXCLKS = 0, XTSTOP = 0 After elapse of oscillation stabilization time		
	External subsystem clock	Enabling input of external clock from the EXCLKS pin OSCSELS = 1, EXCLKS = 1, XTSTOP = 0		
X1 clock	High-speed on- chip oscillator clock	Oscillation of high-speed on-chip oscillator • HIOSTOP = 0 • After elapse of oscillation accuracy stabilization time	After checking that the CPU clock is switched to the clock after change, X1 oscillation can be stopped (MSTOP = 1).	
	External main system clock	Transition not possible (To change the clock, set it again after executing reset once.)	-	
	XT1 clock	Stabilization of XT1 oscillation OSCSELS = 1, EXCLKS = 0, XTSTOP = 0 After elapse of oscillation stabilization time	After checking that the CPU clock is switched to the clock after change, X1 oscillation can be stopped (MSTOP = 1).	
	External subsystem clock	Enabling input of external clock from the EXCLKS pin OSCSELS = 1, EXCLKS = 1, XTSTOP = 0	After checking that the CPU clock is switched to the clock after change, X1 oscillation can be stopped (MSTOP = 1).	
External main system clock	High-speed on- chip oscillator clock	Oscillation of high-speed on-chip oscillator • HIOSTOP = 0 • After elapse of oscillation accuracy stabilization time	External main system clock input can be disabled (MSTOP = 1).	
	X1 clock	Transition not possible (To change the clock, set it again after executing reset once.)	-	
	XT1 clock	Stabilization of XT1 oscillation OSCSELS = 1, EXCLKS = 0, XTSTOP = 0 After elapse of oscillation stabilization time	External main system clock input can be disabled (MSTOP = 1).	
	External subsystem clock	Enabling input of external clock from the EXCLKS pin OSCSELS = 1, EXCLKS = 1, XTSTOP = 0	External main system clock input can be disabled (MSTOP = 1).	

Table 5-4. Changing CPU Clock (2/2)

CPU	Clock	Condition Before Change	Processing After Change
Before Change	After Change		
XT1 clock	High-speed on- chip oscillator clock	Oscillation of high-speed on-chip oscillator and selection of high-speed on-chip oscillator clock as main system clock • HIOSTOP = 0, MCS = 0	XT1 oscillation can be stopped (XTSTOP = 1)
	X1 clock	Stabilization of X1 oscillation and selection of high-speed system clock as main system clock OSCSEL = 1, EXCLK = 0, MSTOP = 0 After elapse of oscillation stabilization time MCS = 1	
	External main system clock	Enabling input of external clock from the EXCLK pin and selection of high-speed system clock as main system clock • OSCSEL = 1, EXCLK = 1, MSTOP = 0 • MCS = 1	
	High-speed on- chip oscillator clock	Transition not possible	-
External subsystem clock	High-speed on- chip oscillator clock	Oscillation of high-speed on-chip oscillator and selection of high-speed on-chip oscillator clock as main system clock • HIOSTOP = 0, MCS = 0	External subsystem clock input can be disabled (XTSTOP = 1).
	X1 clock	Stabilization of X1 oscillation and selection of high-speed system clock as main system clock OSCSEL = 1, EXCLK = 0, MSTOP = 0 After elapse of oscillation stabilization time MCS = 1	
	External main system clock	Enabling input of external clock from the EXCLK pin and selection of high-speed system clock as main system clock • OSCSEL = 1, EXCLK = 1, MSTOP = 0 • MCS = 1	
	XT1 clock	Transition not possible	-

5.6.6 Time required for switchover of CPU clock and system clock

By setting bits 4 and 6 (MCM0, CSS) of the system clock control register (CKC), the CPU clock can be switched (between the main system clock and the subsystem clock), and main system clock can be switched (between the high-speed on-chip oscillator clock and the high-speed system clock).

The actual switchover operation is not performed immediately after rewriting to the CKC register; operation continues on the pre-switchover clock for several clocks (see **Table 5-5** to **Table 5-7**).

Whether the CPU is operating on the main system clock or the subsystem clock can be ascertained using bit 7 (CLS) of the CKC register. Whether the main system clock is operating on the high-speed system clock or high-speed on-chip oscillator clock can be ascertained using bit 5 (MCS) of the CKC register.

When the CPU clock is switched, the peripheral hardware clock is also switched.

Table 5-5. Maximum Time Required for System Clock Switchover

Clock A	Switching directions	Clock B	Remark	
fıн	←→	fмx	See Table 5-6	
fmain	←→	fsuв	See Table 5-7	

Table 5-6. Maximum Number of Clocks Required for fin ↔ fmx

Set Value Before Switchover		Set Value After Switchover		
MCM0		MCM0		
		0 1		
		(fmain = fih)	(fmain = fmx)	
0	fмх≥fін		2 clock	
(fmain = fih)	f _{MX} <f<sub>IH</f<sub>		2fін/fмх clock	
1	fмх≥fін	2fмx/fін clock		
(fmain = fmx)	f _{MX} <f<sub>IH</f<sub>	2 clock		

Table 5-7. Maximum Number of Clocks Required for fMAIN ↔ fSUB

Set Value Before Switchover	Set Value After Switchover		
CSS	C	SS	
	0	1	
	(fclk = fmain)	(fclk = fsub)	
0 (fclk = fmain)		1 + 2fmain/fsub clock	
1 (fclk = fsub)	3 clock		

Remarks 1. The number of clocks listed in Table 5-6 to Table 5-7 is the number of CPU clocks before switchover.

2. Calculate the number of clocks in Table 5-6 to Table 5-7 by removing the decimal portion.

Example When switching the main system clock from the high-speed system clock to the high-speed onchip oscillator clock (@ oscillation with $f_{IH} = 8$ MHz, $f_{MX} = 10$ MHz)

$$2f_{MX}/f_{IH} = 2 (10/8) = 2.5 \rightarrow 3 \text{ clocks}$$

5.6.7 Conditions before clock oscillation is stopped

The following lists the register flag settings for stopping the clock oscillation (disabling external clock input) and conditions before the clock oscillation is stopped.

Before stopping the clock oscillation, check the conditions before the clock oscillation is stopped.

Table 5-8. Conditions Before the Clock Oscillation Is Stopped and Flag Settings

Clock	Conditions Before Clock Oscillation Is Stopped (External Clock Input Disabled)	Flag Settings of SFR Register
High-speed on-chip oscillator clock	MCS = 1 or CLS = 1 (The CPU is operating on a clock other than the high-speed on-chip oscillator clock.)	HIOSTOP = 1
X1 clock	MCS = 0 or CLS = 1	MSTOP = 1
External main system clock	(The CPU is operating on a clock other than the high-speed system clock.)	
XT1 clock	CLS = 0	XTSTOP = 1
External subsystem clock	(The CPU is operating on a clock other than the subsystem clock.)	


5.7 Resonator and Oscillator Constants

For the resonators for which operation has been verified and their oscillator constants, see the target product page on the Renesas Web site.


- Cautions 1. The constants for these oscillator circuits are reference values based on specific environments set up for evaluation by the manufacturers. For actual applications, request evaluation by the manufacturer of the oscillator circuit mounted on a board. Furthermore, if you are switching from a different product to this microcontroller, and whenever you change the board, again request evaluation by the manufacturer of the oscillator circuit mounted on the new board.
 - The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the RL78 microcontroller so that the internal operation conditions are within the specifications of the DC and AC characteristics.

Figure 5-16. External Oscillation Circuit Example

(a) X1 oscillation



(b) XT1 oscillation



CHAPTER 6 TIMER ARRAY UNIT


The number of units or channels of the timer array unit differs, depending on the product.

Channels	32-pin	44-pin	48-pin	52-pin	64-pin
Channel 0	√	V	V	$\sqrt{}$	$\sqrt{}$
Channel 1	$\sqrt{}$	V	V	$\sqrt{}$	V
Channel 2	√	√	V	V	V
Channel 3	_	√	V	V	V
Channel 4	_	_	V	V	V
Channel 5	_	_	_	V	V
Channel 6	_	_	_	V	V
Channel 7	√	√	√	√	√

- Cautions 1. The presence or absence of timer I/O pins depends on the product. See Table 6-2 Timer I/O Pins Provided in Each Product for details.
 - 2. Most of the following descriptions in this chapter use the 128-pin products as an example.

The timer array unit has eight 16-bit timers.

Each 16-bit timer is called a channel and can be used as an independent timer. In addition, two or more "channels" can be used to create a high-accuracy timer.



For details about each function, see the table below.

Independent channel operation function	Simultaneous channel operation function
 Interval timer (→ refer to 6.8.1) Square wave output (→ refer to 6.8.1) External event counter (→ refer to 6.8.2) Divider Note 1 (→ refer to 6.8.3) Input pulse interval measurement (→ refer to 6.8.4) Measurement of high-/low-level width of input signal (→ refer to 6.8.5) Delay counter (→ refer to 6.8.6) 	 One-shot pulse output(→ refer to 6.9.1) PWM output(→ refer to 6.9.2) Multiple PWM output(→ refer to 6.9.3) Remote control output function Note 2 (→ refer to 6.9.4)

Notes 1. Only channel 0.

2. 44, 48, 52, 64-pin products only.

It is possible to use the 16-bit timer of channels 1 and 3 as two 8-bit timers (higher and lower). The functions that can use channels 1 and 3 as 8-bit timers are as follows:

- Interval timer (upper or lower 8-bit timer)/square wave output
- External event counter (lower 8-bit timer only)
- Delay counter (lower 8-bit timer only)

Channel 5 can be used to realize LIN-bus communication operating in combination with UART0 of the serial array unit.

6.1 Functions of Timer Array Unit


Timer array unit has the following functions.

6.1.1 Independent channel operation function

By operating a channel independently, it can be used for the following purposes without being affected by the operation mode of other channels.


(1) Interval timer

Each timer of a unit can be used as a reference timer that generates an interrupt (INTTMmn) at fixed intervals.



(2) Square wave output

A toggle operation is performed each time INTTMmn interrupt is generated and a square wave with a duty factor of 50% is output from a timer output pin (TOmn).



(3) External event counter

Each timer of a unit can be used as an event counter that generates an interrupt when the number of the valid edges of a signal input to the timer input pin (Tlmn) has reached a specific value.

(4) Divider function (channel 0 only)

A clock input from a timer input pin (TI00) is divided and output from an output pin (TO00).

(5) Input pulse interval measurement


Counting is started by the valid edge of a pulse signal input to a timer input pin (TImn). The count value of the timer is captured at the valid edge of the next pulse. In this way, the interval of the input pulse can be measured.



(Note, Caution, and Remark are listed on the next page.)


(6) Measurement of high-/low-level width of input signal

Counting is started by a single edge of the signal input to the timer input pin (Tlmn), and the count value is captured at the other edge. In this way, the high-level or low-level width of the input signal can be measured.



(7) Delay counter

Counting is started at the valid edge of the signal input to the timer input pin (Tlmn), and an interrupt is generated after any delay period.



Remarks 1 m: Unit number (m = 0), n: Channel number (n = 0 to 7)


2. The presence or absence of timer I/O pins of channel 0 to 7 depends on the product. See **Table 6-2 Timer I/O Pins provided in Each Product** for details.

6.1.2 Simultaneous channel operation function

By using the combination of a master channel (a reference timer mainly controlling the cycle) and slave channels (timers operating according to the master channel), channels can be used for the following purposes.


(1) One-shot pulse output

Two channels are used as a set to generate a one-shot pulse with a specified output timing and a specified pulse width.



(2) PWM (Pulse Width Modulation) output


Two channels are used as a set to generate a pulse with a specified period and a specified duty factor.



(Caution is listed on the next page.)


(3) Multiple PWM (Pulse Width Modulation) output

By extending the PWM function and using one master channel and two or more slave channels, up to seven types of PWM signals that have a specific period and a specified duty factor can be generated.



(4) Remote control output function

The pairings of channels 2 and 3 and channels 6 and 7 are used to output the PWM signal. The PWM signal output from channel 3 is used as a mask waves, the PWM signal output from channel 7 is used as a carrier waves, and the logical products of these signals are output as remote control output.



Caution For details about the rules of simultaneous channel operation function, see 6.4.1 Basic rules of simultaneous channel operation function.

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7), p, q: Slave channel number (n q \le 7)

6.1.3 8-bit timer operation function (channels 1 and 3 only)

The 8-bit timer operation function makes it possible to use a 16-bit timer channel in a configuration consisting of two 8-bit timer channels. This function can only be used for channels 1 and 3.

Caution There are several rules for using 8-bit timer operation function.

For details, see 6.4.2 Basic rules of 8-bit timer operation function (channels 1 and 3 only).

6.1.4 LIN-bus supporting function (channel 5 only)

Timer array unit is used to check whether signals received in LIN-bus communication match the LIN-bus communication format.

(1) Detection of wakeup signal

The timer starts counting at the falling edge of a signal input to the serial data input pin (RxD0) of UART0 and the count value of the timer is captured at the rising edge. In this way, a low-level width can be measured. If the low-level width is greater than a specific value, it is recognized as a wakeup signal.

(2) Detection of break field

The timer starts counting at the falling edge of a signal input to the serial data input pin (RxD0) of UART0 after a wakeup signal is detected, and the count value of the timer is captured at the rising edge. In this way, a low-level width is measured. If the low-level width is greater than a specific value, it is recognized as a break field.

(3) Measurement of pulse width of sync field

After a break field is detected, the low-level width and high-level width of the signal input to the serial data input pin (RxD0) of UART0 are measured. From the bit interval of the sync field measured in this way, a baud rate is calculated.

Remark For details about setting up the operations used to implement the LIN-bus, see 6.3.14 Input switch control register (ISC) and 6.8.5 Operation as input signal high-/low-level width measurement.



6.2 Configuration of Timer Array Unit

Timer array unit includes the following hardware.

Table 6-1. Configuration of Timer Array Unit

Item	Configuration
Timer/counter	Timer count register mn (TCRmn)
Register	Timer data register mn (TDRmn)
Timer input	TI00 to TI07 Note 1, RxD0 pin (for LIN-bus)
Timer output	TO00 to TO07 Note 1, output controller
Control registers	<registers block="" of="" setting="" unit=""> Peripheral enable register 0 (PER0) Timer clock select register m (TPSm) Timer channel enable status register m (TEm) Timer channel start register m (TSm) Timer channel stop register m (TTm) Timer input select register 0 (TIS0) Timer output select register (TOS) Timer output enable register m (TOEm) Timer output level register m (TOLm) Timer output mode register m (TOMm) </registers>
	<pre><registers channel="" each="" of=""> Timer mode register mn (TMRmn) Timer status register mn (TSRmn) Input switch control register (ISC) Noise filter enable register 1 (NFEN1) Port mode control register (PMCxx) Note 2 Port mode register (PMxx) Note 2 Port register (Pxx) Note 2</registers></pre>

Notes 1. The presence or absence of timer I/O pins of channel 0 to 7 depends on the product. See Table 6-2

Timer I/O Pins provided in Each Product for details.

2. The Port mode control register (PMCxx), port mode registers (PMxx) and port registers (Pxx) to be set differ depending on the product. For details, see 6.3.16 Port mode registers 1, 3 to 5, 14 (PM1, PM3 to PM5, PM14).

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)

The presence or absence of timer I/O pins in each timer array unit channel depends on the product.

Table 6-2. Timer I/O Pins Provided in Each Product

Timer array unit	I/O Pins of Each Product						
channels	32-pin	44-pin	48-pin	52-pin	64-pin		
Channel 0	P13/TI00,		P141/TI00,	P140/TO00			
	P140/TO00						
Channel 1	P30/TI01/TO01						
Channel 2		P17/TI0	2/TO02		P17/TI02/TO02		
		(P ²	12)		(P54)		
Channel 3	_		P32/TI0	3/TO03			
Channel 4	_	_		P41/TI04/TO04			
Channel 5	P42/T105/TO05						
Channel 6	_	_	- P51/Tl06/TO06				
Channel 7		P10/TI0	P10/TI07/TO07 P53/TI07/TO07				

- **Remarks 1.** When timer input and timer output are shared by the same pin, either only timer input or only timer output can be used.
 - **2.** –: There is no timer I/O pin, but the channel is available. (However, the channel can only be used as an interval timer.)
 - **3.** "(P12), (P54)" indicates an alternate port when the bit 0 of the peripheral I/O redirection register (PIOR) is set to "1".

Figure 6-1 shows the block diagrams of the timer array unit.




Figure 6-1. Entire Configuration of Timer Array Unit (Example: 64-pin products)

Remark fsub: Subsystem clock frequency

fil: Low-speed on-chip oscillator clock frequency

Input signal from the master channel Note 1 CK00 Operating clock selection Count clock selection Output frcuk ► ⊚ TO0n controller CK01 Output latcl (Pxx) Mode selection PMxx Interrupt Edge detection controlle (Timer interrupt) TI0n @ Timer counter register 0n (TCR0n) Timer status register 0n (TSR0n) Timer data register 0n (TDR0n) Slave/master 0n controller MAS STS0n2 STS0n1 STS0n0 CIS0n1 CIS0n0 MD0n3 MD0n2 MD0n1 MD0n0 CKS0n CCS0n Channel n Timer mode register 0n (TMR0n) Interrupt signal to the slave channel


Figure 6-2. Internal Block Diagram of Channels 0, 2, 4, 6 of Timer Array Unit 0

Notes 1. Channels 2, 4, and 6 only

2. n = 2, 4, 6 only

Remark n = 0, 2, 4, 6

Figure 6-3. Internal Block Diagram of Channel 1 of Timer Array Unit 0







Figure 6-4. Internal Block Diagram of Channel 3 of Timer Array Unit 0

Figure 6-5. Internal Block Diagram of Channel 5 of Timer Array Unit 0






Figure 6-6. Internal Block Diagram of Channel 7 of Timer Array Unit 0

6.2.1 Timer count register mn (TCRmn)


The TCRmn register is a 16-bit read-only register and is used to count clocks.

The value of this counter is incremented or decremented in synchronization with the rising edge of a count clock.

Whether the counter is incremented or decremented depends on the operation mode that is selected by the MDmn3 to MDmn0 bits of timer mode register mn (TMRmn) (refer to **6.3.3 Timer mode register mn (TMRmn)**).

Figure 6-7. Format of Timer Count Register mn (TCRmn)

Address: F0180H, F0181H (TCR00) to F018EH, F018FH (TCR07) After reset: FFFFH R



Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)

The count value can be read by reading timer count register mn (TCRmn).

The count value is set to FFFFH in the following cases.

- When the reset signal is generated
- When the TAU0EN bit of peripheral enable register 0 (PER0) is cleared
- When counting of the slave channel has been completed in the PWM output mode
- When counting of the slave channel has been completed in the delay count mode
- When counting of the master/slave channel has been completed in the one-shot pulse output mode
- When counting of the slave channel has been completed in the multiple PWM output mode

The count value is cleared to 0000H in the following cases.

- When the start trigger is input in the capture mode
- · When capturing has been completed in the capture mode

Caution The count value is not captured to timer data register mn (TDRmn) even when the TCRmn register is read.

The TCRmn register read value differs as follows according to operation mode changes and the operating status.

Table 6-3. Timer Count Register mn (TCRmn) Read Value in Various Operation Modes

Operation Mode	Count Mode		Timer count register mn (TCRmn) Read Value ^{Note}					
		Value if the operation mode was changed after releasing reset	Value if the Operation was restarted after count operation paused (TTmn = 1)	Value if the operation mode was changed after count operation paused (TTmn = 1)	Value when waiting for a start trigger after one count			
Interval timer Count down mode		FFFFH	FFFFH Value if stop		_			
Capture mode	Count up	0000H	Value if stop	Undefined	-			
Event counter Count down mode		FFFFH	Value if stop	Undefined	-			
One-count mode	Count down	FFFFH	Value if stop	Undefined	FFFFH			
Capture & one- count mode	Count up	0000H	Value if stop	Undefined	Capture value of TDRmn register + 1			

Note This indicates the value read from the TCRmn register when channel n has stopped operating as a timer (TEmn = 0) and has been enabled to operate as a counter (TSmn = 1). The read value is held in the TCRmn register until the count operation starts.

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)

6.2.2 Timer data register mn (TDRmn)

This is a 16-bit register from which a capture function and a compare function can be selected.

The capture or compare function can be switched by selecting an operation mode by using the MDmn3 to MDmn0 bits of timer mode register mn (TMRmn).

The value of the TDRmn register can be changed at any time.

This register can be read or written in 16-bit units.

In addition, for the TDRm1 and TDRm3 registers, while in the 8-bit timer mode (when the SPLIT bits of timer mode registers m1 and m3 (TMRm1, TMRm3) are 1), it is possible to read and write the data in 8-bit units, with TDRm1H and TDRm3H used as the higher 8 bits, and TDRm1L and TDRm3L used as the lower 8 bits.

Reset signal generation clears this register to 0000H.

Figure 6-8. Format of Timer Data Register mn (TDRmn) (n = 0, 2, 4 to 7)





Figure 6-9. Format of Timer Data Register mn (TDRmn) (n = 1, 3)



(i) When timer data register mn (TDRmn) is used as compare register

Counting down is started from the value set to the TDRmn register. When the count value reaches 0000H, an interrupt signal (INTTMmn) is generated. The TDRmn register holds its value until it is rewritten.

Caution The TDRmn register does not perform a capture operation even if a capture trigger is input, when it is set to the compare function.

(ii) When timer data register mn (TDRmn) is used as capture register

The count value of timer count register mn (TCRmn) is captured to the TDRmn register when the capture trigger is input.

A valid edge of the TImn pin can be selected as the capture trigger. This selection is made by timer mode register mn (TMRmn).

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)

6.3 Registers Controlling Timer Array Unit

Timer array unit is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Timer clock select register m (TPSm)
- Timer mode register mn (TMRmn)
- Timer status register mn (TSRmn)
- Timer channel enable status register m (TEm)
- Timer channel start register m (TSm)
- Timer channel stop register m (TTm)
- Timer input select register 0 (TIS0)
- Timer output select register (TOS)
- Timer output enable register m (TOEm)
- Timer output register m (TOm)
- Timer output level register m (TOLm)
- Timer output mode register m (TOMm)
- Input switch control register (ISC)
- Noise filter enable registers 1 (NFEN1)
- Port mode control register (PMCxx) Note
- Port mode register (PMxx) Note
- Port register (Pxx) Note

Note The port mode registers (PMxx) and port registers (Pxx) to be set differ depending on the product. For details, see 6.3.16 Port mode registers 1, 3 to 5, 14 (PM1, PM3 to PM5, PM14).

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)

6.3.1 Peripheral enable register 0 (PER0)

This registers is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the timer array unit is used, be sure to set bit 0 (TAU0EN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 6-10. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H R/W <7> 6 <5> Symbol <4> 3 <2> <0> 1 PER0 RTCEN 0 **ADCEN** IICA0EN 0 SAU0EN 0 TAU0EN

TAU0EN	Control of timer array unit input clock
0	Stops supply of input clock. SFR used by the timer array unit cannot be written. The timer array unit is in the reset status.
1	Supplies input clock. • SFR used by the timer array unit can be read/written.

- Cautions 1. When setting the timer array unit, be sure to set the following registers first while the TAU0EN bit is set to 1. If TAU0EN = 0, the values of the registers which control the timer array unit are cleared to their initial values and writing to them is ignored (except for the timer input select register 0 (TIS0), timer output select register (TOS), input switch control register (ISC), noise filter enable register 1 (NFEN1), port mode control registers 1, 4, 14 (PMC1, PMC4, PMC14), port mode registers 1, 3 to 5, 14 (PM1, PM3 to PM5, PM14), and port registers 1, 3 to 5, 14 (P1, P3 to P5, P14)).
 - Timer clock select register m (TPSm)
 - Timer mode register mn (TMRmn)
 - Timer status register mn (TSRmn)
 - Timer channel enable status register m (TEm)
 - Timer channel start register m (TSm)
 - Timer channel stop register m (TTm)
 - Timer output enable register m (TOEm)
 - Timer output register m (TOm)
 - Timer output level register m (TOLm)
 - Timer output mode register m (TOMm)
 - 2. Be sure to clear bits 1, 3, and 6 to "0".

6.3.2 Timer clock select register m (TPSm)

The TPSm register is a 16-bit register that is used to select two types or four types of operation clocks (CKm0, CKm1) that are commonly supplied to each channel from external prescaler. CKm1 is selected by using bits 7 to 4 of the TPSm register, and CKm0 is selected by using bits 3 to 0. In addition, for channel 1 and 3, CKm2 is selected by using bits 9 and 8 of the TPSm register, and CKm3 is selected by using bits 13 and 12.

Rewriting of the TPSm register during timer operation is possible only in the following cases.

If the PRSm00 to PRSm03 bits can be rewritten (n = 0 to 7):

All channels for which CKm0 is selected as the operation clock (CKSmn1, CKSmn0 = 0, 0) are stopped (TEmn = 0). If the PRSm10 to PRSm13 bits can be rewritten (n = 0 to 7):

All channels for which CKm1 is selected as the operation clock (CKSmn1, CKSmn0 = 0, 1) are stopped (TEmn = 0). If the PRSm20 and PRSm21 bits can be rewritten (n = 1, 3):

All channels for which CKm2 is selected as the operation clock (CKSmn1, CKSmn0 = 1, 0) are stopped (TEmn = 0). If the PRSm30 and PRSm31 bits can be rewritten (n = 1, 3):

All channels for which CKm3 is selected as the operation clock (CKSmn1, CKSmn0 = 1, 1) are stopped (TEmn = 0).

The TPSm register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Figure 6-11. Format of Timer Clock Select register m (TPSm) (1/2)

Address: F01B6H, F01B7H After reset: 0000H R/W 6 5 0 Symbol 15 13 12 10 9 8 7 3 **TPSm** 0 0 PRS PRS 0 0 PRS m31 m30 m21 m20 m13 m12 m11 m10 m03 m02 m01 m00

PRS	PRS	PRS	PRS		Selection of operation clock (CKmk) Note (k = 0, 1)				
mk3	mk2	mk1	mk0		fclk = 2 MHz	fclk = 5 MHz	fclk = 10 MHz	fclk = 20 MHz	fclk = 24 MHz
0	0	0	0	fclk	2 MHz	5 MHz	10 MHz	20 MHz	24 MHz
0	0	0	1	fcLk/2	1 MHz	2.5 MHz	5 MHz	10 MHz	12 MHz
0	0	1	0	fcLK/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz	6 MHz
0	0	1	1	fcьк/2 ³	250 kHz	625 kHz	1.25 MHz	2.5 MHz	3 MHz
0	1	0	0	fclk/2 ⁴	125 kHz	312.5 kHz	625 kHz	1.25 MHz	1.5 MHz
0	1	0	1	fclk/2 ⁵	62.5 kHz	156.2 kHz	312.5 kHz	625 kHz	750 kHz
0	1	1	0	fclk/2 ⁶	31.25 kHz	78.1 kHz	156.2 kHz	312.5 kHz	375 kHz
0	1	1	1	fclk/27	15.62 kHz	39.1 kHz	78.1 kHz	156.2 kHz	187.5 kHz
1	0	0	0	fclk/28	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz	93.8 kHz
1	0	0	1	fclk/29	3.91 kHz	9.76 kHz	19.5 kHz	39.1 kHz	46.9 kHz
1	0	1	0	fcLK/2 ¹⁰	1.95 kHz	4.88 kHz	9.76 kHz	19.5 kHz	23.4 kHz
1	0	1	1	fcLk/2 ¹¹	976 Hz	2.44 kHz	4.88 kHz	9.76 kHz	11.7 kHz
1	1	0	0	fcLK/2 ¹²	488 Hz	1.22 kHz	2.44 kHz	4.88 kHz	5.86 kHz
1	1	0	1	fcLK/2 ¹³	244 Hz	610 Hz	1.22 kHz	2.44 kHz	2.93 kHz
1	1	1	0	fcLK/2 ¹⁴	122 Hz	305 Hz	610 Hz	1.22 kHz	1.46 kHz
1	1	1	1	fcьк/2 ¹⁵	61 Hz	153 Hz	305 Hz	610 Hz	732 Hz

Note When changing the clock selected for fcLK (by changing the system clock control register (CKC) value), stop timer array unit (TTm = 00FFH).

Cautions 1. Be sure to clear bits 15, 14, 11, 10 to "0".

2. If f_{CLK} (undivided) is selected as the operation clock (CKmk) and TDRmn is set to 0000H (m = 0, n = 0 to 7), interrupt requests output from timer array units are not detected.

Remarks 1. fclk: CPU/peripheral hardware clock frequency

2. Waveform of the clock to be selected in the TPSm register which becomes high level for one period of fclk from its rising edge (m = 0,1). For details, see 6.5.1 Count clock (fτclk).



Figure 6-11. Format of Timer Clock Select register m (TPSm) (2/2)

Address: F01B6H, F01B7H After reset: 0000H R/W Symbol 15 13 12 10 9 8 7 6 5 3 0 **TPSm** 0 0 PRS PRS 0 0 PRS m30 m21 m20 m12 m10 m03 m02 m01 m00 m31 m13 m11

PRS	PRS	Selection of operation clock (CKm2) Note						
m21	m20		fclk = 2 MHz	fclk = 5 MHz	fclk = 10 MHz	fclk = 20 MHz	fclk = 24 MHz	
0	0	fclk/2	1 MHz	2.5 MHz	5 MHz	10 MHz	12 MHz	
0	1	fclk/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz	6 MHz	
1	0	fclk/2 ⁴	125 kHz	312.5 kHz	625 MHz	1.25 MHz	1.5 MHz	
1	1	fclk/2 ⁶	31.25 kHZ	78.1 kHz	156.2 kHz	312.5 kHz	375 MHz	

PRS	PRS	RS	Selection of operation clock (CKm3) Note					
m31	m30		fclk = 2 MHz	fclk = 5 MHz	fclk = 10 MHz	fclk = 20 MHz	fclk = 24 MHz	
0	0	fclk/28	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz	93.8 kHz	
0	1	fclk/2 ¹⁰	1.95 kHz	4.88 kHz	9.76 kHz	19.5 kHz	23.4 kHz	
1	0	fclk/2 ¹²	488 Hz	1.22 kHz	2.44 kHz	4.88 kHz	5.86 kHz	
1	1	fclk/2 ¹⁴	122 HZ	305 Hz	610 Hz	1.22 kHz	1.46 kHz	

Note When changing the clock selected for fcLK (by changing the system clock control register (CKC) value), stop timer array unit (TTm = 00FFH).

The timer array unit must also be stopped if the operating clock (fmck) specified by using the CKSmn0, and CKSmn1 bits or the valid edge of the signal input from the TImn pin is selected as the count clock (ftclk).

Caution Be sure to clear bits 15, 14, 11, 10 to "0".

By using channels 1 and 3 in the 8-bit timer mode and specifying CKm2 or CKm3 as the operation clock, the interval times shown in Table 6-4 can be achieved by using the interval timer function.

Table 6-4. Interval Times Available for Operation Clock CKSm2 or CKSm3

Clock		Interval time (fclk = 24 MHz)						
		10 μs ^{Note}	100 μs ^{Note}	1 ms ^{Note}	10 ms ^{Note}			
CKm2	fclk/2	V	_	-	-			
	fclk/2 ²	√	_	-	_			
	fclk/2 ⁴	V	V	-	_			
	fськ/2 ⁶	V	V	-	_			
CKm3	fclk/2 ⁸	_	V	V	-			
	fclk/2 ¹⁰	_	V	V	-			
	fclk/2 ¹²	_	_	√	√			
	fськ/2 ¹⁴	_	_	√	√			

Note The margin is within 5 %.

Remarks 1. fclk: CPU/peripheral hardware clock frequency

2. For details of a signal of fclk/2 selected with the TPSm register, see 6.5.1 Count clock (ftclk).

6.3.3 Timer mode register mn (TMRmn)

The TMRmn register sets an operation mode of channel n. This register is used to select the operation clock (fMCK), select the count clock, select the master/slave, select the 16 or 8-bit timer (only for channels 1 and 3), specify the start trigger and capture trigger, select the valid edge of the timer input, and specify the operation mode (interval, capture, event counter, one-count, or capture and one-count).

Rewriting the TMRmn register is prohibited when the register is in operation (when TEmn = 1). However, bits 7 and 6 (CISmn1, CISmn0) can be rewritten even while the register is operating with some functions (when TEmn = 1) (for details, see 6.8 Independent Channel Operation Function of Timer Array Unit and 6.9 Simultaneous Channel Operation Function of Timer Array Unit).

The TMRmn register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Caution The bits mounted depend on the channels in the bit 11 of TMRmn register.

TMRm2, TMRm4, TMRm6: MASTERmn bit (n = 2, 4, 6)

TMRm1, TMRm3: SPLITmn bit (n = 1, 3) TMRm0, TMRm5, TMRm7: Fixed to 0



Figure 6-12. Format of Timer Mode Register mn (TMRmn) (1/4)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKS	CKS	0	ccs	MAST	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 2, 4, 6)	mn1	mn0		mn	ERmn	mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKS	CKS	0	ccs	SPLIT	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 1, 3)	mn1	mn0		mn	mn	mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKS	CKS	0	ccs	0 ^{Note}	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 0, 5, 7)	mn1	mn0		mn		mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0

CKS mn1	CKS mn0	Selection of operation clock (fмск) of channel n
0	0	Operation clock CKm0 set by timer clock select register m (TPSm)
0	1	Operation clock CKm2 set by timer clock select register m (TPSm)
1	0	Operation clock CKm1 set by timer clock select register m (TPSm)
1	1	Operation clock CKm3 set by timer clock select register m (TPSm)

Operation clock (fmck) is used by the edge detector. A count clock (frck) and a sampling clock are generated depending on the setting of the CCSmn bit.

The operation clocks CKm2 and CKm3 can only be selected for channels 1 and 3.

ccs	Selection of count clock (fтclk) of channel n						
mn							
0	Operation clock (fмск) specified by the CKSmn0 and CKSmn1 bits						
1	Valid edge of input signal input from the TImn pin • When using unit 0. In channel 1, valid edge of input signal selected by TIS0 In channel 5, valid edge of input signal selected by ISC						
Count	Count clock (ftclk) is used for the counter, output controller, and interrupt controller.						

Note Bit 11 is fixed at 0 of read only, write is ignored.

Cautions 1. Be sure to clear bits 13, 5, and 4 to "0".

2. The timer array unit must be stopped (TTm = 00FFH) if the clock selected for fclk is changed (by changing the value of the system clock control register (CKC)), even if the operating clock specified by using the CKSmn0 and CKSmn1 bits (fmck) or the valid edge of the signal input from the Tlmn pin is selected as the count clock (ftclk).

Figure 6-12. Format of Timer Mode Register mn (TMRmn) (2/4)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKS	CKS	0	ccs	MAST	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 2, 4, 6)	mn1	mn0		mn	ERmn	mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKS	CKS	0	ccs	SPLIT	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 1, 3)	mn1	mn0		mn	mn	mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKS	CKS	0	ccs	0 ^{Note}	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 0, 5, 7)	mn1	mn0		mn		mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0

(Bit 11 of TMRmn (n = 2, 4, 6))

MAS TER	Selection between using channel n independently or simultaneously with another channel (as a slave or master)
mn	
0	Operates in independent channel operation function or as slave channel in simultaneous channel operation function.
1	Operates as master channel in simultaneous channel operation function.

Only the channel 2, 4, 6 can be set as a master channel (MASTERmn = 1).

Be sure to use channel 0, 5, 7 are fixed to 0 (Regardless of the bit setting, channel 0 operates as master, because it is the highest channel).

Clear the MASTERmn bit to 0 for a channel that is used with the independent channel operation function.

(Bit 11 of TMRmn (n = 1, 3))

SPLI Tmn	Selection of 8 or 16-bit timer operation for channels 1 and 3
0	Operates as 16-bit timer.
	(Operates in independent channel operation function or as slave channel in simultaneous channel operation function.)
1	Operates as 8-bit timer.

STS	STS	STS	Setting of start trigger or capture trigger of channel n
mn2	mn1	mn0	
0	0	0	Only software trigger start is valid (other trigger sources are unselected).
0	0	1	Valid edge of the Tlmn pin input is used as both the start trigger and capture trigger.
0	1	0	Both the edges of the TImn pin input are used as a start trigger and a capture trigger.
1	0	0	Interrupt signal of the master channel is used (when the channel is used as a slave channel with the simultaneous channel operation function).
Othe	r than a	bove	Setting prohibited

Note Bit 11 is fixed at 0 of read only, write is ignored.

Figure 6-12. Format of Timer Mode Register mn (TMRmn) (3/4)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKS	CKS	0	ccs	MAST	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 2, 4, 6)	mn1	mn0		mn	ERmn	mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKS	CKS	0	ccs	SPLIT	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 1, 3)	mn1	mn0		mn	mn	mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKS	CKS	0	ccs	0 ^{Note}	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 0, 5, 7)	mn1	mn0		mn		mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0

CIS mn1	CIS mn0	Selection of Tlmn pin input valid edge
0	0	Falling edge
0	1	Rising edge
1	0	Both edges (when low-level width is measured) Start trigger: Falling edge, Capture trigger: Rising edge
1	1	Both edges (when high-level width is measured) Start trigger: Rising edge, Capture trigger: Falling edge

If both the edges are specified when the value of the STSmn2 to STSmn0 bits is other than 010B, set the CISmn1 to CISmn0 bits to 10B.

MD mn3	MD mn2	MD mn1	MD mn0	Operation mode of channel n	Corresponding function	Count operation of TCR					
0	0	0	1/0	Interval timer mode	Interval timer / Square wave output / Divider function / PWM output (master)	Counting down					
0	1	0	1/0	Capture mode	Input pulse interval measurement	Counting up					
0	1	1	0	Event counter mode	External event counter	Counting down					
1	0	0	1/0	One-count mode	Delay counter / One-shot pulse output / PWM output (slave)	Counting down					
1	1	0	0	Capture & one-count mode	Measurement of high-/low-level width of input signal	Counting up					
C	Other than above Setting prohibited										
The o	The operation of the MDmn0 bit varies depending on each operation mode (see table in the next page).										

Note Bit 11 is fixed at 0 of read only, write is ignored.

Figure 6-12. Format of Timer Mode Register mn (TMRmn) (4/4)

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKS	CKS	0	ccs	MAST	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 2, 4, 6)	mn1	mn0		mn	ERmn	mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKS	CKS	0	ccs	SPLIT	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 1, 3)	mn1	mn0		mn	mn	mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TMRmn	CKS	CKS	0	ccs	0 Note 1	STS	STS	STS	CIS	CIS	0	0	MD	MD	MD	MD
(n = 0, 5, 7)	mn1	mn0		mn		mn2	mn1	mn0	mn1	mn0			mn3	mn2	mn1	mn0

Operation mode (Value set by the MDmn3 to MDmn1 bits (see table in the previous page))	MD mn0	Setting of starting counting and interrupt
• Interval timer mode (0, 0, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
• Capture mode (0, 1, 0)	1	Timer interrupt is generated when counting is started (timer output also changes).
• Event counter mode (0, 1, 1)	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
• One-count mode Note 2 (1, 0, 0)	0	Start trigger is invalid during counting operation. At that time, interrupt is not generated.
	1	Start trigger is valid during counting operation ^{Note 3} . At that time, interrupt is not generated.
• Capture & one-count mode (1, 1, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either). Start trigger is invalid during counting operation. At that time interrupt is not generated.
Other than above	•	Setting prohibited

Notes 1. Bit 11 is fixed at 0 of read only, write is ignored.

- **2.** In one-count mode, interrupt output (INTTMmn) when starting a count operation and TOmn output are not controlled.
- **3.** If the start trigger (TSmn = 1) is issued during operation, the counter is initialized, an interrupt is generated, and recounting is started (does not occur the interrupt request).

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)

199

6.3.4 Timer status register mn (TSRmn)

The TSRmn register indicates the overflow status of the counter of channel n.

The TSRmn register is valid only in the capture mode (MDmn3 to MDmn1 = 010B) and capture & one-count mode (MDmn3 to MDmn1 = 110B). See **Table 6-5** for the operation of the OVF bit in each operation mode and set/clear conditions.

The TSRmn register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the TSRmn register can be set with an 8-bit memory manipulation instruction with TSRmnL.

Reset signal generation clears this register to 0000H.

Figure 6-13. Format of Timer Status Register mn (TSRmn)

Address: F01A0H, F01A1H (TSR00) to F01AEH, F01AFH (TSR07) After reset: 0000H 0 Symbol 12 10 5 3 11 **TSRmn** 0 OVF 0 0 0 0 0 0 0 0 0 0 0 0

OVF	Counter overflow status of channel n			
0	Overflow does not occur.			
1	Overflow occurs.			
When OVF = 1, this flag is cleared (OVF = 0) when the next value is captured without overflow.				

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)

Table 6-5. OVF Bit Operation and Set/Clear Conditions in Each Operation Mode

Timer operation mode	OVF bit	Set/clear conditions		
Capture mode	clear	When no overflow has occurred upon capturing		
Capture & one-count mode	set	When an overflow has occurred upon capturing		
Interval timer mode	clear			
Event counter mode		-		
One-count mode	set	(Use prohibited)		

Remark The OVF bit does not change immediately after the counter has overflowed, but changes upon the subsequent capture.

6.3.5 Timer channel enable status register m (TEm)

The TEm register is used to enable or stop the timer operation of each channel.

Each bit of the TEm register corresponds to each bit of the timer channel start register m (TSm) and the timer channel stop register m (TTm). When a bit of the TSm register is set to 1, the corresponding bit of this register is set to 1. When a bit of the TTm register is set to 1, the corresponding bit of this register is cleared to 0.

The TEm register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the TEm register can be set with a 1-bit or 8-bit memory manipulation instruction with TEmL.

Reset signal generation clears this register to 0000H.

Figure 6-14. Format of Timer Channel Enable Status Register m (TEm)

After reset: 0000H Address: F01B0H, F01B1H R 12 7 6 3 0 Symbol 13 11 10 9 5 2 1 15 TEHm TEHm TEm TEm TEm TEm TEm TEm TEm 0 0 0 0 0 0 TEm TEm 3 7 2 0 6 5 3 1 1

TEH	Indication of whether operation of the higher 8-bit timer is enabled or stopped when channel 3 is in the 8-bit
03	timer mode
0	Operation is stopped.
1	Operation is enabled.

TEH 01	Indication of whether operation of the higher 8-bit timer is enabled or stopped when channel 1 is in the 8-bit timer mode
0	Operation is stopped.
1	Operation is enabled.

TEmn	Indication of operation enable/stop status of channel n			
0	Operation is stopped.			
1	Operation is enabled.			
This bit displays whether operation of the lower 8-bit timer for TEm1 and TEm3 is enabled or stopped when channel 1 or 3 is in the 8-bit timer mode.				

6.3.6 Timer channel start register m (TSm)

The TSm register is a trigger register that is used to initialize timer count register mn (TCRmn) and start the counting operation of each channel.

When a bit of this register is set to 1, the corresponding bit of timer channel enable status register m (TEm) is set to 1. The TSmn, TSHm1, TSHm3 bits are immediately cleared when operation is enabled (TEmn, TEHm1, TEHm3 = 1), because they are trigger bits.

The TSm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TSm register can be set with a 1-bit or 8-bit memory manipulation instruction with TSmL.

Reset signal generation clears this register to 0000H.

Figure 6-15. Format of Timer Channel Start Register m (TSm)

Address: F01B2H, F01B3H After reset: 0000H R/W 9 0 Symbol 15 13 12 10 8 7 6 5 3 2 14 11 TSHm TSm TSm 0 0 0 0 **TSHm** 0 0 TSm **TSm TSm** TSm TSm TSm **TSm** 3 1 7 6 5 4 3 2 0

TSH m3	Trigger to enable operation (start operation) of the higher 8-bit timer when channel 3 is in the 8-bit timer mode
0	No trigger operation
1	The TEHm3 bit is set to 1 and the count operation becomes enabled.
	The TCRm3 register count operation start in the interval timer mode in the count operation enabled state
	(see Table 6-6 in 6.5.2 Start timing of counter).

TSH m1	Trigger to enable operation (start operation) of the higher 8-bit timer when channel 1 is in the 8-bit timer mode
0	No trigger operation
1	The TEHm1 bit is set to 1 and the count operation becomes enabled.
	The TCRm1 register count operation start in the interval timer mode in the count operation enabled state
	(see Table 6-6 in 6.5.2 Start timing of counter).

TSm	Operation enable (start) trigger of channel n						
n							
0	No trigger operation						
1	The TEmn bit is set to 1 and the count operation becomes enabled. The TCRmn register count operation start in the count operation enabled state varies depending on each operation mode (see Table 6-6 in 6.5.2 Start timing of counter).						
	This bit is the trigger to enable operation (start operation) of the lower 8-bit timer for TSm1 and TSm3 when channel 1 or 3 is in the 8-bit timer mode.						

Cautions 1. Be sure to clear bits 15 to 12, 10, 8 to "0"

2. When switching from a function that does not use Tlmn pin input to one that does, the following wait period is required from when timer mode register mn (TMRmn) is set until the TSmn (TSHm1, TSHm3) bit is set to 1.

When the TImn pin noise filter is enabled (TNFENmn = 1): Four cycles of the operation clock (fmck)

When the TImn pin noise filter is disabled (TNFENmn = 0): Two cycles of the operation clock (fmck)

Remarks 1. When the TSm register is read, 0 is always read.

6.3.7 Timer channel stop register m (TTm)

The TTm register is a trigger register that is used to stop the counting operation of each channel.

When a bit of this register is set to 1, the corresponding bit of timer channel enable status register m (TEm) is cleared to 0. The TTmn, TTHm1, TTHm3 bits are immediately cleared when operation is stopped (TEmn, TTHm1,

TTHm3 = 0), because they are trigger bits.

The TTm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TTm register can be set with a 1-bit or 8-bit memory manipulation instruction with TTmL.

Reset signal generation clears this register to 0000H.

Figure 6-16. Format of Timer Channel Stop Register m (TTm)

After reset: 0000H R/W Address: F01B4H, F01B5H 12 7 6 3 0 Symbol 13 11 10 9 5 2 15 TTHm TTm 0 0 0 0 **TTHm** 0 0 TTm TTm TTm TTm TTm TTm TTm TTm 3 7 3 2 0 6 5 1

TTH m3	Trigger to stop operation of the higher 8-bit timer when channel 3 is in the 8-bit timer mode
0	No trigger operation
1	Operation is stopped (stop trigger is generated).

TTH m1	Trigger to stop operation of the higher 8-bit timer when channel 1 is in the 8-bit timer mode
0	No trigger operation
1	Operation is stopped (stop trigger is generated).

TTm	Operation stop trigger of channel n
n	
0	No trigger operation
1	TEmn bit clear to 0, to be count operation stop enable status.
	This bit is the trigger to stop operation of the lower 8-bit timer for TTm1 and TTm3 when channel 1 or 3 is in
	the 8-bit timer mode.

Caution Be sure to clear bits 15 to 12, 10, 8 of the TTm register to "0".

Remarks 1. When the TTm register is read, 0 is always read.

6.3.8 Timer input select register 0 (TIS0)

The TISO register is used to select the channel 1 timer input.

The TIS0 register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 6-17. Format of Timer Input Select Register 0 (TIS0)

Address: F00	74H After r	eset: 00H R/	W					
Symbol	7	6	5	4	3	2	1	0
TIS0	0	0	0	0	0	TIS02	TIS01	TIS00

TIS02	TIS01	TIS00	Selection of timer input used with channel 1			
0	0	0	Input signal of timer input pin (TI01)			
1	0	0	Low-speed on-chip oscillator clock (fil.)			
1	0	1	Subsystem clock (fsub)			
Other than above			Setting prohibited			

Caution High-level width, low-level width of timer input is selected, will require more than 1/fmck +10 ns.

Therefore, when selecting fsub to fclk (CSS bit of CKC register = 1), can not TIS02 bit set to 1.

6.3.9 Timer output select register (TOS)

The TOS register is used to enable the remote control output function.

Remote control output are generated by using the PWM output signal generated by channels 2 and 3 (mask wave) to mask the PWM output signal generated by channels 6 and 7 (carrier wave).

Rewriting the TOS register is only possible before counting starts (TE02, TE03, TE06, TE07 = 0).

The TOS register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 6-18. Format of Timer Output Select Register (TOS)

Address: F00	79H	After res	set: 00H	R/W					
Symbol		7	6	5	4	3	2	1	0
TOS		0	0	0	0	0	0	0	TOS0

TOS0	Remote control output setting
0	Disable (channels 2, 3, 6, and 7 is used for timer output)
1	Enable (remote control output to the TO03 pin)

Cautions 1. Channels 2, 3, 6, and 7 cannot be used for any other function when remote control output is enabled (TOS0 = 1).

2. Do not set the TOS0 bit to 1 in 32-pin products.

6.3.10 Timer output enable register m (TOEm)

The TOEm register is used to enable or disable timer output of each channel.

Channel n for which timer output has been enabled becomes unable to rewrite the value of the TOmn bit of timer output register m (TOm) described later by software, and the value reflecting the setting of the timer output function through the count operation is output from the timer output pin (TOmn).

The TOEm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOEm register can be set with a 1-bit or 8-bit memory manipulation instruction with TOEmL.

Reset signal generation clears this register to 0000H.

Figure 6-19. Format of Timer Output Enable Register m (TOEm)

Address: F01BAH, F01BBH After reset: 0000H R/W 0 12 7 6 5 3 2 Symbol 15 13 10 9 8 4 1 11 **TOEm** 0 TOE TOE TOE TOE TOE TOE TOE TOE 0 0 0 0 0 0 0 m7 m6 m5 m2 m0 m4 m3 m1

TOE mn	Timer output enable/disable of channel n
0	Disable output of timer. Without reflecting on TOmn bit timer operation, to fixed the output. Writing to the TOmn bit is enabled and the level set in the TOmn bit is output from the TOmn pin.
1	Enable output of timer. Reflected in the TOmn bit timer operation, to generate the output waveform. Writing to the TOmn bit is disabled (writing is ignored).

Caution Be sure to clear bits 15 to 8 to "0".

6.3.11 Timer output register m (TOm)

The TOm register is a buffer register of timer output of each channel.

The value of each bit in this register is output from the timer output pin (TOmn) of each channel.

The TOmn bit of this register can be rewritten by software only when timer output is disabled (TOEmn = 0). When timer output is enabled (TOEmn = 1), rewriting this register by software is ignored, and the value is changed only by the timer operation.

To use the P140/T000, P30/TI01/T001, P17/TI02/T002, P32/TI03/T003, P41/TI04/T004, P42/TI05/T005, P51/TI06/T006, or P53/TI07/T007 pin as a port function pin, set the corresponding T0mn bit to "0".

The TOm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOm register can be set with an 8-bit memory manipulation instruction with TOmL.

Reset signal generation clears this register to 0000H.

Figure 6-20. Format of Timer Output Register m (TOm)

Address: F01l	B8H, F0)1B9H	After r	eset: 00	000H	R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOm	0	0	0	0	0	0	0	0	TOm	TOm	TOm 5	TOm	TOm 3	TOm	TOm	TOm
									/	Ö	5	4	3	2	ı	U

TOm n	Timer output of channel n
0	Timer output value is "0".
1	Timer output value is "1".

Caution Be sure to clear bits 15 to 8 to "0".

6.3.12 Timer output level register m (TOLm)

The TOLm register is a register that controls the timer output level of each channel.

The setting of the inverted output of channel n by this register is reflected at the timing of set or reset of the timer output signal while the timer output is enabled (TOEmn = 1) in the Slave channel output mode (TOMmn = 1). In the master channel output mode (TOMmn = 0), this register setting is invalid.

The TOLm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOLm register can be set with an 8-bit memory manipulation instruction with TOLmL.

Reset signal generation clears this register to 0000H.

Figure 6-21. Format of Timer Output Level Register m (TOLm)

Address: F01I	BCH, F	01BDH	After	After reset: 0000H												
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TOLm	0	0	0	0	0	0	0	0	TOL m7	TOL m6	TOL m5	TOL m4	TOL m3	TOL m2	TOL m1	0

TOL mn	Control of timer output level of channel n
0	Positive logic output (active-high)
1	Negative logic output (active-low)

Caution Be sure to clear bits 15 to 8, and 0 to "0".

Remarks 1. If the value of this register is rewritten during timer operation, the timer output logic is inverted when the timer output signal changes next, instead of immediately after the register value is rewritten.

6.3.13 Timer output mode register m (TOMm)

The TOMm register is used to control the timer output mode of each channel.

When a channel is used for the independent channel operation function, set the corresponding bit of the channel to be used to 0.

When a channel is used for the simultaneous channel operation function (PWM output, one-shot pulse output, or multiple PWM output), set the corresponding bit of the master channel to 0 and the corresponding bit of the slave channel

The setting of each channel n by this register is reflected at the timing when the timer output signal is set or reset while the timer output is enabled (TOEmn = 1).

The TOMm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOMm register can be set with an 8-bit memory manipulation instruction with TOMmL.

Reset signal generation clears this register to 0000H.

Figure 6-22. Format of Timer Output Mode Register m (TOMm)

Address: F01BEH, F01BFH After reset: 0000H 15 13 12 10 7 6 5 3 0 Symbol 14 11 9 8 2 TOM TOM TOM TOM TOM TOM **TOMm** 0 0 0 0 0 0 0 0 TOM 0 m6 m5 m4 m1 m7 m3 m2

ТОМ	Control of timer output mode of channel n
mn	
0	Master channel output mode (to produce toggle output by timer interrupt request signal (INTTMmn))
1	Slave channel output mode (output is set by the timer interrupt request signal (INTTMmn) of the master
	channel, and reset by the timer interrupt request signal (INTTM0p) of the slave channel)

Caution Be sure to clear bits 15 to 8, and 0 to "0".

Remark m: Unit number (m = 0)

n: Channel number

n = 0 to 7 (n = 0, 2, 4, 6 for master channel)

p: Slave channel number

n

(For details of the relation between the master channel and slave channel, refer to 6.4.1 Basic rules of simultaneous channel operation function.)

6.3.14 Input switch control register (ISC)

The ISC1 and ISC0 bits of the ISC register are used to implement LIN-bus communication operation by using channel 5 in association with the serial array unit. When the ISC1 bit is set to 1, the input signal of the serial data input pin (RxD0) is selected as a timer input signal.

The ISC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 6-23. Format of Input Switch Control Register (ISC)

Address: F00	73H After re	eset: 00H R/\	N					
Symbol	7	6	5	4	3	2	1	0
ISC	0	0	0	0	0	0	ISC1	ISC0

ISC1	Switching channel 5 input of timer array unit
0	52 and 64-pin products:
	Uses the input signal of the Tl05 pin as a timer input (normal operation).
	32, 44, 48-pin products:
	Do not use a timer input signal for channel 5.
1	Input signal of the RxD0 pin is used as timer input (detects the wakeup signal and measures the low width of the break field and the pulse width of the sync field).

ISC0	Switching external interrupt (INTP0) input
0	Uses the input signal of the INTP0 pin as an external interrupt (normal operation).
1	Uses the input signal of the RxD0 pin as an external interrupt (wakeup signal detection).

Caution Be sure to clear bits 7 to 2 to "0".

Remark When the LIN-bus communication function is used, select the input signal of the RxD0 pin by setting ISC1 to 1.

6.3.15 Noise filter enable register 1 (NFEN1)

The NFEN1 register is used to set whether the noise filter can be used for the timer input signal to each channel.

Enable the noise filter by setting the corresponding bits to 1 on the pins in need of noise removal.

When the noise filter is enabled, after synchronization with the operating clock (fmck) for the target channel, whether the signal keeps the same value for two clock cycles is detected.

When the noise filter is disabled, the input signal is only synchronized with the operating clock (fmck) for the target channel Note.

The NFEN1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Note For details, see 6.5.1 (2) When valid edge of input signal input from the Timn pin is selected (CCSmn = 1) and 6.5.2 Start timing of counter.

Address: F0071H

After reset: 00H

R/W

Figure 6-24. Format of Noise Filter Enable Register 1 (NFEN1)

Symbol 7 5 3 2 0 6 4 1 NFEN1 TNFEN07 TNFEN06 TNFEN05 TNFEN04 TNFEN03 TNFEN02 TNFEN01 TNFEN00 TNFEN07 Enable/disable using noise filter of TI07 pin input signal 0 Noise filter OFF 1 Noise filter ON

TNFEN06	Enable/disable using noise filter of Tl06 pin input signal
0	Noise filter OFF
1	Noise filter ON

TNFEN05	Enable/disable using noise filter of Tl05 pin or RxD0 pin input signal ^{Note}			
0	Noise filter OFF			
1	Noise filter ON			

TNFEN04	Enable/disable using noise filter of Tl04 pin input signal
0	Noise filter OFF
1	Noise filter ON

TNFEN03	Enable/disable using noise filter of TI03 pin input signal
0	Noise filter OFF
1	Noise filter ON

TNFEN02	Enable/disable using noise filter of Tl02 pin input signal
0	Noise filter OFF
1	Noise filter ON

TNFEN01	Enable/disable using noise filter of TI01 pin input signal
0	Noise filter OFF
1	Noise filter ON

TNFEN00	Enable/disable using noise filter of TI00 pin input signal
0	Noise filter OFF
1	Noise filter ON

 $\textbf{Note} \ \ \text{The applicable pin can be switched by setting the ISC1 bit of the ISC register}.$

ISC1 = 0: Whether or not to use the noise filter of the TI05 pin can be selected.

ISC1 = 1: Whether or not to use the noise filter of the RxD0 pin can be selected.

Remark The presence or absence of timer I/O pins of channel 0 to 7 depends on the product. See Table 6-2 Timer I/O Pins provided in Each Product for details.

6.3.16 Port mode registers 1, 3 to 5, 14 (PM1, PM3 to PM5, PM14)

These registers set input/output of ports 1, 3 to 5, 14 in 1-bit units.

The presence or absence of timer I/O pins depends on the product. When using the timer array unit, set the following port mode registers according to the product used.

32, and 44-pin products: PM1, PM3, PM14
48-pin products: PM1, PM3, PM4, PM14
52, and 64-pin products: PM1, PM3 to PM5, PM14

When using the ports (such as P140/TO00 and P41/TO04/TI04) to be shared with the timer output pin for timer output, set the port mode control register (PMCxx) bit, port mode register (PMxx) bit and port register (Pxx) bit corresponding to each port to 0.

Example: When using P41/T004/TI04 for timer output

Set the PMC41 bit of port mode control register 4 to 0.

Set the PM41 bit of port mode register 4 to 0.

Set the P41 bit of port register 4 to 0.

When using the ports (such as P141/TI00 and P41/T004/TI04) to be shared with the timer input pin for timer input, set the port mode register (PMxx) bit corresponding to each port to 1. And set the port mode control register (PMCxx) bit corresponding to each port to 0. At this time, the port register (Pxx) bit may be 0 or 1.

Example: When using P41/TO04/TI04 for timer input

Set the PMC41 bit of port mode control register 4 to 0.

Set the PM41 bit of port mode register 4 to 1.

Set the P41 bit of port register 4 to 0 or 1.

The PM1, PM3 to PM5, PM14 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

Figure 6-25. Format of Port Mode Registers 1, 3 to 5, 14 (PM1, PM3 to PM5, PM14) (64-pin products)

Address: FFF21H After reset: FFH R/W							
7	6	5	4	3	2	1	0
PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10
23H After re	eset: FFH R/V	V					
7	6	5	4	3	2	1	0
1	1	1	1	1	PM32	PM31	PM30
				•			
24H After re	eset: FFH R/V	V					
7	6	5	4	3	2	1	0
1	1	1	1	PM43	PM42	PM41	PM40
25H After re	eset: FFH R/V	V					
7	6	5	4	3	2	1	0
1	1	1	PM54	PM53	PM52	PM51	PM50
Address: FFF2EH After reset: FFH R/W							
7	6	5	4	3	2	1	0
PM147	PM146	PM145	PM144	PM143	PM142	PM141	PM140
				•			
PMmn		Pmn p	in I/O mode se	election (m = 1,	3 to 5, 14; n =	0 to 7)	
	7 PM17 23H After re 7 1 24H After re 7 1 25H After re 7 1 2EH After re 7 PM147	7 6 PM17 PM16 23H After reset: FFH R/V 7 6 1 1 24H After reset: FFH R/V 7 6 1 1 25H After reset: FFH R/V 7 6 1 1 2EH After reset: FFH R/V 7 6 PM147 PM146	7 6 5 PM17 PM16 PM15 23H After reset: FFH R/W 7 6 5 1 1 1 1 24H After reset: FFH R/W 7 6 5 1 1 1 1 25H After reset: FFH R/W 7 6 5 1 1 1 1 2EH After reset: FFH R/W 7 6 5 PM147 PM146 PM145	7 6 5 4 PM17 PM16 PM15 PM14 23H After reset: FFH R/W 7 6 5 4 1 1 1 1 1 24H After reset: FFH R/W 7 6 5 4 1 1 1 1 1 25H After reset: FFH R/W 7 6 5 4 1 1 1 1 PM54 2EH After reset: FFH R/W 7 6 5 4 PM147 PM146 PM145 PM144	7 6 5 4 3 PM17 PM16 PM15 PM14 PM13 23H After reset: FFH R/W 7 6 5 4 3 1 1 1 1 1 1 24H After reset: FFH R/W 7 6 5 4 3 1 1 1 1 1 PM43 25H After reset: FFH R/W 7 6 5 4 3 1 1 1 1 PM54 PM53 2EH After reset: FFH R/W 7 6 5 4 3 PM147 PM146 PM145 PM144 PM143	7 6 5 4 3 2 PM17 PM16 PM15 PM14 PM13 PM12 23H After reset: FFH R/W R/W<	7 6 5 4 3 2 1 PM17 PM16 PM15 PM14 PM13 PM12 PM11 23H After reset: FFH R/W R/W </td

Remark The figure shown above presents the format of port mode registers 1, 3 to 5, 14 of the 64-pin products. The format of the port mode register of other products, see Table 4-3 PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits mounted on each product.

0

1

Output mode (output buffer on)

Input mode (output buffer off)

6.4 Basic Rules of Timer Array Unit

6.4.1 Basic rules of simultaneous channel operation function

When simultaneously using multiple channels, namely, a combination of a master channel (a reference timer mainly counting the cycle) and slave channels (timers operating according to the master channel), the following rules apply.

- (1) Only an even channel (channel 0, 2, 4, etc.) can be set as a master channel.
- (2) Any channel, except channel 0, can be set as a slave channel.
- (3) The slave channel must be lower than the master channel.

Example: If channel 2 is set as a master channel, channel 3 or those that follow (channels 3, 4, 5, etc.) can be set as a slave channel

- (4) Two or more slave channels can be set for one master channel.
- (5) When two or more master channels are to be used, slave channels with a master channel between them may not


Example: If channels 0 and 4 are set as master channels, channels 1 to 3 can be set as the slave channels of master channel 0. Channels 5 to 7 cannot be set as the slave channels of master channel 0.

- (6) The operating clock for a slave channel in combination with a master channel must be the same as that of the master channel. The CKSmn0, CKSmn1 bits (bit 15, 14 of timer mode register mn (TMRmn)) of the slave channel that operates in combination with the master channel must be the same value as that of the master channel.
- (7) A master channel can transmit INTTMmn (interrupt), start software trigger, and count clock to the lower channels.
- (8) A slave channel can use INTTMmn (interrupt), a start software trigger, or the count clock of the master channel as a source clock, but cannot transmit its own INTTMmn (interrupt), start software trigger, or count clock to channels with lower channel numbers.
- (9) A master channel cannot use INTTMmn (interrupt), a start software trigger, or the count clock from the other higher master channel as a source clock.
- (10) To simultaneously start channels that operate in combination, the channel start trigger bit (TSmn) of the channels in combination must be set at the same time.
- (11) During the counting operation, a TSmn bit of a master channel or TSmn bits of all channels which are operating simultaneously can be set. It cannot be applied to TSmn bits of slave channels alone.
- (12) To stop the channels in combination simultaneously, the channel stop trigger bit (TTmn) of the channels in combination must be set at the same time.
- (13) CKm2/CKm3 cannot be selected while channels are operating simultaneously, because the operating clocks of master channels and slave channels have to be synchronized.
- (14) Timer mode register m0 (TMRm0) has no master bit (it is fixed as "0"). However, as channel 0 is the highest channel, it can be used as a master channel during simultaneous operation.

The rules of the simultaneous channel operation function are applied in a channel group (a master channel and slave channels forming one simultaneous channel operation function).

If two or more channel groups that do not operate in combination are specified, the basic rules of the simultaneous channel operation function in 6.4.1 Basic rules of simultaneous channel operation function do not apply to the channel groups.

Example



6.4.2 Basic rules of 8-bit timer operation function (channels 1 and 3 only)

The 8-bit timer operation function makes it possible to use a 16-bit timer channel in a configuration consisting of two 8-bit timer channels.

This function can only be used for channels 1 and 3, and there are several rules for using it.

The basic rules for this function are as follows:

- (1) The 8-bit timer operation function applies only to channels 1 and 3.
- (2) When using 8-bit timers, set the SPLITmn bit of timer mode register mn (TMRmn) to 1.
- (3) The higher 8 bits can be operated as the interval timer function.
- (4) At the start of operation, the higher 8 bits output INTTMm1H/INTTMm3H (an interrupt) (which is the same operation performed when MDmn0 is set to 1).
- (5) The operation clock of the higher 8 bits is selected according to the CKSmn1 and CKSmn0 bits of the lower-bit TMRmn register.
- (6) For the higher 8 bits, the TSHm1/TSHm3 bit is manipulated to start channel operation and the TTHm1/TTHm3 bit is manipulated to stop channel operation. The channel status can be checked using the TEHm1/TEHm3 bit.
- (7) The lower 8 bits operate according to the TMRmn register settings. The following three functions support operation of the lower 8 bits:
 - Interval timer function/square waveform function
 - External event counter function
 - Delay count function
- (8) For the lower 8 bits, the TSm1/TSm3 bit is manipulated to start channel operation and the TTm1/TTm3 bit is manipulated to stop channel operation. The channel status can be checked using the TEm1/TEm3 bit.
- (9) During 16-bit operation, manipulating the TSHm1, TSHm3, TTHm1, and TTHm3 bits is invalid. The TSm1, TSm3, TTm1, and TTm3 bits are manipulated to operate channels 1 and 3. The TEHm3 and TEHm1 bits are not changed.
- (10) For the 8-bit timer function, the simultaneous operation functions (one-shot pulse, PWM, and multiple PWM) cannot be used.

6.5 Operation of Counter

6.5.1 Count clock (ftclk)

The count clock (ftclk) of the timer array unit can be selected between following by CCSmn bit of timer mode register mn (TMRmn).

- Operation clock (fmck) specified by the CKSmn0 and CKSmn1 bits
- Valid edge of input signal input from the TImn pin


Because the timer array unit is designed to operate in synchronization with fclk, the timings of the count clock (ftclk) are shown below.

(1) When operation clock (fmck) specified by the CKSmn0 and CKSmn1 bits is selected (CCSmn = 0)

The count clock (f_{TCLK}) is between f_{CLK} to f_{CLK} to f_{CLK} by setting of timer clock select register m (TPSm). When a divided f_{CLK} is selected, however, the clock selected in TPSm register, but a signal which becomes high level for one period of f_{CLK} from its rising edge. When a f_{CLK} is selected, fixed to high level

Counting of timer count register mn (TCRmn) delayed by one period of fclk from rising edge of the count clock, because of synchronization with fclk. But, this is described as "counting at rising edge of the count clock", as a matter of convenience.

Figure 6-26. Timing of fclk and count clock (ftclk) (When CCSmn = 0)



Remarks 1. \triangle : Rising edge of the count clock

▲ : Synchronization, increment/decrement of counter

2. fclk: CPU/peripheral hardware clock

(2) When valid edge of input signal input from the Tlmn pin is selected (CCSmn = 1)

The count clock (f_{TCLK}) is between f_{CLK} to f_{CLK} /2¹⁵ by setting of timer clock select register m (TPSm). When a divided f_{CLK} is selected, however, the count clock is not a signal which is simply divided f_{CLK} by 2^m , but a signal which becomes high level for one period of f_{CLK} from its rising edge (m = 1 to 15).

Counting of timer count register mn (TCRmn) delayed by one period of fclk from rising edge of the count clock, because of synchronization with fclk. But, this is described as "counting at rising edge of the count clock", as a matter of convenience.




Figure 6-27. Timing of fclk and count clock (frclk) (When CCSmn = 1, noise filter unused)

- <1> Setting TSmn bit to 1 enables the timer to be started and to become wait state for valid edge of input signal via the Tlmn pin.
- <2> The rise of input signal via the TImn pin is sampled by fMCK.
- <3> The edge is detected by the rising of the sampled signal and the detection signal (count clock) is output.
 - **Remarks 1.** \triangle : Rising edge of the count clock
 - ▲ : Synchronization, increment/decrement of counter
 - 2. fmck: Operation clock of channel n
 - **3.** The waveform of the input signal to Tlmn pin of the input pulse interval measurement, the measurement of high/low width of input signal, the delay counter, the one-shot pulse output is the same as that shown in **Figure 6-27**.

6.5.2 Start timing of counter

Timer count register mn (TCRmn) becomes enabled to operation by setting of TSmn bit of timer channel start register m (TSm).

Operations from count operation enabled state to timer count Register mn (TCRmn) count start is shown in Table 6-6.

Table 6-6. Operations from Count Operation Enabled State to Timer count Register mn (TCRmn) Count Start

Timer operation mode	Operation when TSmn = 1 is set				
Interval timer mode	No operation is carried out from start trigger detection (TSmn=1) until count clock generation.				
	The first count clock loads the value of the TDRmn register to the TCRmn register and the subsequent count clock performs count down operation (see 6.5.3 (1) Operation of interval timer mode).				
Event counter mode	Writing 1 to the TSmn bit loads the value of the TDRmn register to the TCRmn register. If detect edge of Tlmn input. The subsequent count clock performs count down operation (see 6.5.3 (2) Operation of event counter mode).				
Capture mode	No operation is carried out from start trigger detection (TSmn = 1) until count clock generation.				
	The first count clock loads 0000H to the TCRmn register and the subsequent count clock performs count up operation (see 6.5.3 (3) Operation of capture mode (input pulse interval measurement)).				
One-count mode	The waiting-for-start-trigger state is entered by writing 1 to the TSmn bit while the timer is stopped (TEmn = 0). No operation is carried out from start trigger detection until count clock generation. The first count clock loads the value of the TDRmn register to the TCRmn register and the subsequent count clock performs count down operation (see 6.5.3 (4) Operation of one-count mode).				
Capture & one-count mode	The waiting-for-start-trigger state is entered by writing 1 to the TSmn bit while the timer is stopped (TEmn = 0). No operation is carried out from start trigger detection until count clock generation. The first count clock loads 0000H to the TCRmn register and the subsequent count clock performs count up operation (see 6.5.3 (5) Start timing in capture & one-count mode (operation at high-level width measurement)).				

6.5.3 Operation of counter

Here, the counter operation in each mode is explained.

(1) Operation of interval timer mode

- <1> Operation is enabled (TEmn = 1) by writing 1 to the TSmn bit. Timer count register mn (TCRmn) holds the initial value until count clock generation.
- <2> A start trigger is generated at the first count clock after operation is enabled.
- <3> When the MDmn0 bit is set to 1, INTTMmn is generated by the start trigger.
- <4> By the first count clock after the operation enable, the value of timer data register mn (TDRmn) is loaded to the TCRmn register and counting starts in the interval timer mode.
- <5> When the TCRmn register counts down and its count value is 0000H, INTTMmn is generated and the value of timer data register mn (TDRmn) is loaded to the TCRmn register and counting keeps on.




Figure 6-28. Operation Timing (In Interval Timer Mode)

Caution In the first cycle operation of count clock after writing the TSmn bit, an error at a maximum of one clock is generated since count start delays until count clock has been generated. When the information on count start timing is necessary, an interrupt can be generated at count start by setting MDmn0 = 1.

Remark fmck, the start trigger detection signal, and INTTMmn become active between one clock in synchronization with fclk.

(2) Operation of event counter mode

- <1> Timer count register mn (TCRmn) holds its initial value while operation is stopped (TEmn = 0).
- <2> Operation is enabled (TEmn = 1) by writing 1 to the TSmn bit.
- <3> As soon as 1 has been written to the TSmn bit and 1 has been set to the TEmn bit, the value of timer data register mn (TDRmn) is loaded to the TCRmn register to start counting.
- <4> After that, the TCRmn register value is counted down according to the count clock of the valid edge of the TImn input .




Figure 6-29. Operation Timing (In Event Counter Mode)

Remark The timing is shown in Figure 6-29 indicates while the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 fmck cycles (it sums up to 3 to 4 cycles) later than the normal cycle of Tlmn input. The error per one period occurs be the asynchronous between the period of the Tlmn input and that of the count clock (fmck).

(3) Operation of capture mode (input pulse interval measurement)

- <1> Operation is enabled (TEmn = 1) by writing 1 to the TSmn bit.
- <2> Timer count register mn (TCRmn) holds the initial value until count clock generation.
- <3> A start trigger is generated at the first count clock after operation is enabled. And the value of 0000H is loaded to the TCRmn register and counting starts in the capture mode. (When the MDmn0 bit is set to 1, INTTMmn is generated by the start trigger.)
- <4> On detection of the valid edge of the TImn input, the value of the TCRmn register is captured to timer data register mn (TDRmn) and INTTMmn is generated. However, this capture value is nomeaning. The TCRmn register keeps on counting from 0000H.
- <5> On next detection of the valid edge of the TImn input, the value of the TCRmn register is captured to timer data register mn (TDRmn) and INTTMmn is generated.




Figure 6-30. Operation Timing (In Capture Mode: Input Pulse Interval Measurement)

Note If a clock has been input to Tlmn (the trigger exists) when capturing starts, counting starts when a trigger is detected, even if no edge is detected. Therefore, the first captured value (<4>) does not determine a pulse interval (in the above figure, 0001 just indicates two clock cycles but does not determine the pulse interval) and so the user can ignore it.

Caution In the first cycle operation of count clock after writing the TSmn bit, an error at a maximum of one clock is generated since count start delays until count clock has been generated. When the information on count start timing is necessary, an interrupt can be generated at count start by setting MDmn0 = 1.

Remark The timing is shown in Figure 6-30 indicates while the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 fmcκ cycles (it sums up to 3 to 4 cycles) later than the normal cycle of Tlmn input. The error per one period occurs be the asynchronous between the period of the Tlmn input and that of the count clock (fmcκ).

(4) Operation of one-count mode

- <1> Operation is enabled (TEmn = 1) by writing 1 to the TSmn bit.
- <2> Timer count register mn (TCRmn) holds the initial value until start trigger generation.
- <3> Rising edge of the Tlmn input is detected.
- <4> On start trigger detection, the value of timer data register mn (TDRmn) is loaded to the TCRmn register and count starts.
- <5> When the TCRmn register counts down and its count value is 0000H, INTTMmn is generated and the value of the TCRmn register becomes FFFFH and counting stops.




Figure 6-31. Operation Timing (In One-count Mode)

Remark The timing is shown in Figure 6-31 indicates while the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 fmck cycles (it sums up to 3 to 4 cycles) later than the normal cycle of Tlmn input. The error per one period occurs be the asynchronous between the period of the Tlmn input and that of the count clock (fmck).

(5) Start timing in capture & one-count mode (operation at high-level width measurement)

- <1> Operation is enabled (TEmn = 1) by writing 1 to the TSmn bit of timer channel start register m (TSm).
- <2> Timer count register mn (TCRmn) holds the initial value until start trigger generation.
- <3> Rising edge of the Tlmn input is detected.
- <4> On start trigger detection, the value of 0000H is loaded to the TCRmn register and count starts.
- <5> On detection of the falling edge of the TImn input, the value of the TCRmn register is captured to timer data register mn (TDRmn) and INTTMmn is generated.





Figure 6-32. Start Timing (In Capture & One-count Mode)

Remark The timing is shown in Figure 6-32 indicates while the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 fmck cycles (it sums up to 3 to 4 cycles) later than the normal cycle of Tlmn input. The error per one period occurs be the asynchronous between the period of the Tlmn input and that of the count clock (fmck).

6.6 Channel Output (TOmn pin) Control

6.6.1 TOmn pin output circuit configuration

Figure 6-33. Output Circuit Configuration



The following describes the TOmn pin output circuit.

- <1> When TOMmn = 0 (master channel output mode), the set value of timer output level register m (TOLm) is ignored and only INTTM0p (slave channel timer interrupt) is transmitted to timer output register m (TOm).
- <2> When TOMmn = 1 (slave channel output mode), both INTTMmn (master channel timer interrupt) and INTTM0p (slave channel timer interrupt) are transmitted to the TOm register.

At this time, the TOLm register becomes valid and the signals are controlled as follows:

When TOLmn = 0: Positive logic output (INTTMmn \rightarrow set, INTTM0p \rightarrow reset) When TOLmn = 1: Negative logic output (INTTMmn \rightarrow reset, INTTM0p \rightarrow set)

When INTTMmn and INTTM0p are simultaneously generated, (0% output of PWM), INTTM0p (reset signal) takes priority, and INTTMmn (set signal) is masked.

- <3> While timer output is enabled (TOEmn = 1), INTTMmn (master channel timer interrupt) and INTTM0p (slave channel timer interrupt) are transmitted to the TOm register. Writing to the TOm register (TOmn write signal) becomes invalid.
 - When TOEmn = 1, the TOmn pin output never changes with signals other than interrupt signals.
 - To initialize the TOmn pin output level, it is necessary to set timer operation stopped (TOEmn = 0) and to write a value to the TOm register.
- <4> While timer output is disabled (TOEmn = 0), writing to the TOmn bit to the target channel (TOmn write signal) becomes valid. When timer output is disabled (TOEmn = 0), neither INTTMmn (master channel timer interrupt) nor INTTM0p (slave channel timer interrupt) is transmitted to the TOm register.
- <5> The TOm register can always be read, and the TOmn pin output level can be checked.

Remark m: Unit number (m = 0)

n: Channel number

n = 0 to 7 (n = 0, 2, 4, 6 for master channel)

p: Slave channel number

n < p ≤ 7

6.6.2 TOmn pin output setting

The following figure shows the procedure and status transition of the TOmn output pin from initial setting to timer operation start.




Figure 6-34. Status Transition from Timer Output Setting to Operation Start

- <1> The operation mode of timer output is set.
 - TOMmn bit (0: Master channel output mode, 1: Slave channel output mode)
 - TOLmn bit (0: Positive logic output, 1: Negative logic output)
- <2> The timer output signal is set to the initial status by setting timer output register m (TOm).
- <3> The timer output operation is enabled by writing 1 to the TOEmn bit (writing to the TOm register is disabled).
- <4> The port is set to digital I/O by port mode control register (PMCxx) (see 6.3.16 Port mode registers 1, 3 to 5, 14 (PM1, PM3 to PM5, PM14)).
- <5> The port I/O setting is set to output (see 6.3.16 Port mode registers 1, 3 to 5, 14 (PM1, PM3 to PM5, PM14)).
- <6> The timer operation is enabled (TSmn = 1).

6.6.3 Cautions on channel output operation

(1) Changing values set in the registers TOm, TOEm, and TOLm during timer operation

Since the timer operations (operations of timer count register mn (TCRmn) and timer data register mn (TDRmn)) are independent of the TOmn output circuit and changing the values set in timer output register m (TOm), timer output enable register m (TOEm), and timer output level register m (TOLm), does not affect the timer operation, the values can be changed during timer operation. To output an expected waveform from the TOmn pin by timer operation, however, set the TOm, TOEm, and TOLm registers to the values stated in the register setting example of each operation described in **6.7** and **6.8**.

When the values set to the TOEm, and TOLm registers (but not the TOm register) are changed close to the occurrence of the timer interrupt (INTTMmn) of each channel, the waveform output to the TOmn pin might differ, depending on whether the values are changed immediately before or immediately after the timer interrupt (INTTMmn) occurs.

Remark m: Unit number (m = 0), n: Channel number (n = 0 to 7)

(2) Default level of TOmn pin and output level after timer operation start

The change in the output level of the TOmn pin when timer output register m (TOm) is written while timer output is disabled (TOEmn = 0), the initial level is changed, and then timer output is enabled (TOEmn = 1) before port output is enabled, is shown below.

(a) When operation starts with master channel output mode (TOMmn = 0) setting

The setting of timer output level register m (TOLm) is invalid when master channel output mode (TOMmn = 0). When the timer operation starts after setting the default level, the toggle signal is generated and the output level of the TOmn pin is reversed.




Figure 6-35. TOmn Pin Output Status at Toggle Output (TOMmn = 0)

Remarks 1. Toggle: Reverse TOmn pin output status

(b) When operation starts with slave channel output mode (TOMmp = 1) setting (PWM output))

When slave channel output mode (TOMmp = 1), the active level is determined by timer output level register m (TOLm) setting.




Figure 6-36. TOmn Pin Output Status at PWM Output (TOMmp = 1)

Remarks 1. Set: The output signal of the TOmp pin changes from inactive level to active level.

Reset: The output signal of the TOmp pin changes from active level to inactive level.


(3) Operation of TOmn pin in slave channel output mode (TOMmn = 1)

(a) When timer output level register m (TOLm) setting has been changed during timer operation

When the TOLm register setting has been changed during timer operation, the setting becomes valid at the generation timing of the TOmn pin change condition. Rewriting the TOLm register does not change the output level of the TOmn pin.

The operation when TOMmn is set to 1 and the value of the TOLm register is changed while the timer is operating (TEmn = 1) is shown below.

Figure 6-37. Operation when TOLm Register Has Been Changed during Timer Operation



Remarks 1. Set: The output signal of the TOmn pin changes from inactive level to active level.

Reset: The output signal of the TOmn pin changes from active level to inactive level.

2. m: Unit number (m = 0), n: Channel number (n = 0 to 7)

(b) Set/reset timing


To realize 0%/100% output at PWM output, the TOmn pin/TOmn bit set timing at master channel timer interrupt (INTTMmn) generation is delayed by 1 count clock by the slave channel.

If the set condition and reset condition are generated at the same time, a higher priority is given to the latter. Figure 6-38 shows the set/reset operating statuses where the master/slave channels are set as follows.


Master channel: TOEmn = 1, TOMmn = 0, TOLmn = 0
Slave channel: TOEmp = 1, TOMmp = 1, TOLmp = 0

Figure 6-38. Set/Reset Timing Operating Statuses

(1) Basic operation timing



(2) Operation timing when 0 % duty



Remarks 1. Internal reset signal: TOmn pin reset/toggle signal Internal set signal: TOmn pin set signal

2. m: Unit number (m = 0)

n: Channel number (n = 0 to 7)

n = 0 to 7 (n = 0, 2, 4, 6 for master channel)

p: Slave channel number

n

6.6.4 Collective manipulation of TOmn bit

In timer output register m (TOm), the setting bits for all the channels are located in one register in the same way as timer channel start register m (TSm). Therefore, the TOmn bit of all the channels can be manipulated collectively.

Only the desired bits can also be manipulated by enabling writing only to the TOmn bits (TOEmn = 0) that correspond to the relevant bits of the channel used to perform output (TOmn).

Before writing TO06 TO0 0 0 0 0 0 0 0 TO07 TO05 TO04 TO03 TO02 TO01 TO00 0 0 0 0 0 TOE0 0 0 0 0 0 0 0 TOE07 TOE06 TOE05 TOE04 TOE03 TOE02 TOE01 TOE00 0 0 0 1 Data to be written 0 0 0 0 0 0 0 0 0 0 0 0 1 1 Φ Φ Φ After writing TO0 0 0 0 TO03 TO02 TO01 0 0 0 0 TO07 **TO06** TO05 TO04 TO00 0 0 0 0

Figure 6-39 Example of TO0n Bit Collective Manipulation

Writing is done only to the TOmn bit with TOEmn = 0, and writing to the TOmn bit with TOEmn = 1 is ignored.

TOmn (channel output) to which TOEmn = 1 is set is not affected by the write operation. Even if the write operation is done to the TOmn bit, it is ignored and the output change by timer operation is normally done.




Figure 6-40. TO0n Pin Statuses by Collective Manipulation of TO0n Bit

6.6.5 Timer interrupt and TOmn pin output at operation start

In the interval timer mode or capture mode, the MDmn0 bit in timer mode register mn (TMRmn) sets whether or not to generate a timer interrupt at count start.

When MDmn0 is set to 1, the count operation start timing can be known by the timer interrupt (INTTMmn) generation. In the other modes, neither timer interrupt at count operation start nor TOmn output is controlled.

Figures 6-41 and 6-42 show operation examples when the interval timer mode (TOEmn = 1, TOMmn = 0) is set.




Figure 6-41. When MDmn0 is set to 1

When MDmn0 is set to 1, a timer interrupt (INTTMmn) is output at count operation start, and TOmn performs a toggle operation.




Figure 6-42. When MDmn0 is set to 0

When MDmn0 is set to 1, a timer interrupt (INTTMmn) is output at count operation start, and TOmn performs a toggle operation.

When MDmn0 is set to 0, a timer interrupt (INTTMmn) is not output at count operation start, and TOmn does not change either. After counting one cycle, INTTMmn is output and TOmn performs a toggle operation.

6.7 Timer Input (TImn) Control

6.7.1 Tlmn input circuit configuration

A signal is input from a timer input pin, goes through a noise filter and an edge detector, and is sent to a timer controller. Enable the noise filter for the pin in need of noise removal. The following shows the configuration of the input circuit.

CCSmn Interrupt signal from master channel fmck-Count clock selection **f**TCLK Timer controller Noise Edge Tlmn pin filter detection selection Trigger **TNFENmn** CISmn1, STSmn2 to CISmn0 STSmn0

Figure 6-43. Input Circuit Configuration

6.7.2 Noise filter

When the noise filter is disabled, the input signal is only synchronized with the operating clock (fmck) for channel n. When the noise filter is enabled, after synchronization with the operating clock (fmck) for channel n, whether the signal keeps the same value for two clock cycles is detected. The following shows differences in waveforms output from the noise filter between when the noise filter is enabled and disabled.




Figure 6-44. Sampling Waveforms through Tlmn Input Pin with Noise Filter Enabled and Disabled

6.7.3 Cautions on channel input operation

When a timer input pin is set as unused, the operating clock is not supplied to the noise filter. Therefore, after settings are made to use the timer input pin, the following wait time is necessary before a trigger is specified to enable operation of the channel corresponding to the timer input pin.

(1) Noise filter is disabled

When bits 12 (CCSmn), 9 (STSmn1), and 8 (STSmn0) in the timer mode register mn (TMRmn) are 0 and then one of them is set to 1, wait for at least two cycles of the operating clock (fmck), and then set the operation enable trigger bit in the timer channel start register (TSm).

(2) Noise filter is enabled

When bits 12 (CCSmn), 9 (STSmn1), and 8 (STSmn0) in the timer mode register mn (TMRmn) are all 0 and then one of them is set to 1, wait for at least four cycles of the operating clock (fMcK), and then set the operation enable trigger bit in the timer channel start register (TSm).

6.8 Independent Channel Operation Function of Timer Array Unit

6.8.1 Operation as interval timer/square wave output

(1) Interval timer

The timer array unit can be used as a reference timer that generates INTTMmn (timer interrupt) at fixed intervals. The interrupt generation period can be calculated by the following expression.

Generation period of INTTMmn (timer interrupt) = Period of count clock × (Set value of TDRmn + 1)

(2) Operation as square wave output

TOmn performs a toggle operation as soon as INTTMmn has been generated, and outputs a square wave with a duty factor of 50%.

The period and frequency for outputting a square wave from TOmn can be calculated by the following expressions.

- Period of square wave output from TOmn = Period of count clock × (Set value of TDRmn + 1) × 2
- Frequency of square wave output from TOmn = Frequency of count clock/{(Set value of TDRmn + 1) × 2}

Timer count register mn (TCRmn) operates as a down counter in the interval timer mode.

The TCRmn register loads the value of timer data register mn (TDRmn) at the first count clock after the channel start trigger bit (TSmn, TSHm1, TSHm3) of timer channel start register m (TSm) is set to 1. If the MDmn0 bit of timer mode register mn (TMRmn) is 0 at this time, INTTMmn is not output and TOmn is not toggled. If the MDmn0 bit of the TMRmn register is 1, INTTMmn is output and TOmn is toggled.

After that, the TCRmn register count down in synchronization with the count clock.

When TCRmn = 0000H, INTTMmn is output and TOmn is toggled at the next count clock. At the same time, the TCRmn register loads the value of the TDRmn register again. After that, the same operation is repeated.


The TDRmn register can be rewritten at any time. The new value of the TDRmn register becomes valid from the next period.

Clock selection CKm1 Operation clock Timer counter Output TOmn pin register mn (TCRmn) controller rigger selection Timer data Interrupt Interrupt signal **TSmn** register mn(TDRmn) controller (INTTMmn)

Figure 6-45. Block Diagram of Operation as Interval Timer/Square Wave Output

Note When channels 1 and 3, the clock can be selected from CKm0, CKm1, CKm2 and CKm3.

Figure 6-46. Example of Basic Timing of Operation as Interval Timer/Square Wave Output (MDmn0 = 1)



Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0 to 7)

2. TSmn: Bit n of timer channel start register m (TSm)

TEmn: Bit n of timer channel enable status register m (TEm)

TCRmn: Timer count register mn (TCRmn)
TDRmn: Timer data register mn (TDRmn)

TOmn: TOmn pin output signal

(a) Timer mode register mn (TMRmn) 15 14 13 12 0 **TMRmn** M/S Not CKSmn CKSmn0 CCSmn STSmn2 STSmn1 STSmn0 CISmn1 CISmn0 MDmn3 MDmn2 MDmn(MDmn1 1/0 1/0 0 0/1 O 0 1/0 0 0 0 0 0 0 0 0 Operation mode of channel n 000B: Interval timer Setting of operation when counting is started 0: Neither generates INTTMmn nor inverts timer output when counting is started. 1: Generates INTTMmn and inverts timer output when counting is started. Selection of TImn pin input edge 00B: Sets 00B because these are not used. Start trigger selection 000B: Selects only software start. Setting of MASTERmn bit (channels 2, 4, 6) 0: Independent channel operation function. Setting of SPLITmn bit (channels 1, 3) 1: 8-bit timer mode Count clock selection 0: Selects operation clock (fmck). Operation clock (fmck) selection 00B: Selects CKm0 as operation clock of channel n. 10B: Selects CKm1 as operation clock of channel n. 01B: Selects CKm2 as operation clock of channels 1, 3 (This can only be selected channels 1 and 3).

11B: Selects CKm3 as operation clock of channels 1, 3 (This can only be selected channels 1 and 3).

Figure 6-47. Example of Set Contents of Registers During Operation as Interval Timer/Square Wave Output (1/2)

(b) Timer output register m (TOm)

TOm Bit n
TOmn
1/0

0: Outputs 0 from TOmn.1: Outputs 1 from TOmn.

(c) Timer output enable register m (TOEm)

TOEm Bit n
TOEmn
1/0

0: Stops the TOmn output operation by counting operation.

1: Enables the TOmn output operation by counting operation.

Note TMRm2, TMRm4, TMRm6: MASTERmn bit TMRm1, TMRm3: SPLITmn bit TMRm0, TMRm5, TMRm7: Fixed to 0

Figure 6-47. Example of Set Contents of Registers During Operation as Interval Timer/Square Wave Output (2/2)

(d) Timer output level register m (TOLm)

TOLm Bit n
TOLmn
0

0: Cleared to 0 when TOMmn = 0 (master channel output mode)

(e) Timer output mode register m (TOMm)

TOMm Bit n
TOMmn
0

0: Sets master channel output mode.

Operation is resumed.

Figure 6-48. Operation Procedure of Interval Timer/Square Wave Output Function (1/2)

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 to CKm3.	
Channel default setting	Sets timer mode register mn (TMRmn) (determines operation mode of channel). Sets interval (period) value to timer data register mn (TDRmn).	Channel stops operating. (Clock is supplied and some power is consumed.)
	To use the TOmn output Clears the TOMmn bit of timer output mode register m (TOMm) to 0 (master channel output mode). Clears the TOLmn bit to 0. Sets the TOmn bit and determines default level of the TOmn output.	The TOmn pin goes into Hi-Z output state. The TOmn default setting level is output when the port mode register is in the output mode and the port register is 0.
	·	TOmn does not change because channel stops operating. The TOmn pin outputs the TOmn set level.
Operation start	(Sets the TOEmn bit to 1 only if using TOmn output and resuming operation.). Sets the TSmn (TSHm1, TSHm3) bit to 1. The TSmn (TSHm1, TSHm3) bit automatically returns to 0 because it is a trigger bit.	TEmn (TEHm1, TEHm3) = 1, and count operation starts. Value of the TDRmn register is loaded to timer count register mn (TCRmn) at the count clock input. INTTMmn is generated and TOmn performs toggle operation if the MDmn0 bit of the TMRmn register is 1.
During operation	Set values of the TMRmn register, TOMmn, and TOLmn bits cannot be changed. Set value of the TDRmn register can be changed. The TCRmn register can always be read. The TSRmn register is not used. Set values of the TOm and TOEm registers can be changed.	Counter (TCRmn) counts down. When count value reaches 0000H, the value of the TDRmn register is loaded to the TCRmn register again and the count operation is continued. By detecting TCRmn = 0000H, INTTMmn is generated and TOmn performs toggle operation. After that, the above operation is repeated.
Operation stop	The TTmn (TTHm1, TTHm3) bit is set to 1. The TTmn (TTHm1, TTHm3) bit automatically returns to 0 because it is a trigger bit.	TEmn (TEHm1, TEHm3), and count operation stops. The TCRmn register holds count value and stops. The TOmn output is not initialized but holds current status.
	The TOEmn bit is cleared to 0 and value is set to the TOmn bit.⊣	The TOmn pin outputs the TOmn bit set level.

(Remark is listed on the next page.)

Figure 6-48. Operation Procedure of Interval Timer/Square Wave Output Function (2/2)

	Software Operation	Hardware Status
TAU stop	To hold the TOmn pin output level Clears the TOmn bit to 0 after the value to be held is set to the port register. When holding the TOmn pin output level is not necessary Setting not required.	The TOmn pin output level is held by port function.
	The TAU0EN bit of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TOmn bit is cleared to 0 and the TOmn pin is set to port mode.)

6.8.2 Operation as external event counter

The timer array unit can be used as an external event counter that counts the number of times the valid input edge (external event) is detected in the TImn pin. When a specified count value is reached, the event counter generates an interrupt. The specified number of counts can be calculated by the following expression.

Specified number of counts = Set value of TDRmn + 1

Timer count register mn (TCRmn) operates as a down counter in the event counter mode.

The TCRmn register loads the value of timer data register mn (TDRmn) by setting any channel start trigger bit (TSmn) of timer channel start register m (TSm) to 1.

The TCRmn register counts down each time the valid input edge of the Tlmn pin has been detected. When TCRmn = 0000H, the TCRmn register loads the value of the TDRmn register again, and outputs INTTMmn.

After that, the above operation is repeated.

An irregular waveform that depends on external events is output from the TOmn pin. Stop the output by setting the TOEmn bit of timer output enable register m (TOEm) to 0.

The TDRmn register can be rewritten at any time. The new value of the TDRmn register becomes valid during the next count period.

TNFENmn selection Noise Edge TImn pin 🔘 Timer counter filter detection Clock register mn (TCRmn) selection Timer data Interrupt Interrupt signal **TSmn** register mn (TDRmn) controller (INTTMmn)

Figure 6-49. Block Diagram of Operation as External Event Counter




Figure 6-50. Example of Basic Timing of Operation as External Event Counter

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0 to 7)

2. TSmn: Bit n of timer channel start register m (TSm)

TEmn: Bit n of timer channel enable status register m (TEm)

Tlmn: Tlmn pin input signal

TCRmn: Timer count register mn (TCRmn)
TDRmn: Timer data register mn (TDRmn)




Figure 6-51. Example of Set Contents of Registers in External Event Counter Mode (1/2)

Figure 6-51. Example of Set Contents of Registers in External Event Counter Mode (2/2)

(d) Timer output level register m (TOLm)

TOLm Bit n
TOLmn
0

0: Cleared to 0 when TOMmn = 0 (master channel output mode).

(e) Timer output mode register m (TOMm)

TOMm TOMmn 0

0: Sets master channel output mode.

Figure 6-52. Operation Procedure When External Event Counter Function Is Used

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 to CKm3.	
Channel default setting	Sets timer mode register mn (TMRmn) (determines operation mode of channel). Sets number of counts to timer data register mn (TDRmn). Clears the TOEmn bit of timer output enable register m (TOEm) to 0.	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets the TSmn bit to 1. The TSmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 1, and count operation starts. Value of the TDRmn register is loaded to timer count register mn (TCRmn) and detection of the TImn pin input edge is awaited.
During operation	Set value of the TDRmn register can be changed. Sets corresponding bit of noise filter enable register 1, 2 (NFEN1, NFEN2) to 1. The TCRmn register can always be read. The TSRmn register is not used. Set values of the TMRmn register, TOMmn, TOLmn, TOmn, and TOEmn bits cannot be changed.	Counter (TCRmn) counts down each time input edge of the TImn pin has been detected. When count value reaches 0000H, the value of the TDRmn register is loaded to the TCRmn register again, and the count operation is continued. By detecting TCRmn = 0000H, the INTTMmn output is generated. After that, the above operation is repeated.
Operation stop	The TTmn bit is set to 1. The TTmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 0, and count operation stops. The TCRmn register holds count value and stops.
TAU stop	The TAU0EN bit of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized.

6.8.3 Operation as frequency divider (channel 0 only)

The timer array unit can be used as a frequency divider that divides a clock input to the Tl00 pin and outputs the result from the T000 pin.

The divided clock frequency output from TO00 can be calculated by the following expression.

- When rising edge/falling edge is selected:
 Divided clock frequency = Input clock frequency/{(Set value of TDR00 + 1) × 2}

 When both edges are selected:
- Wrieff both edges are selected.
 Divided clock frequency ≅ Input clock frequency/(Set value of TDR00 + 1)

Timer count register 00 (TCR00) operates as a down counter in the interval timer mode.

After the channel start trigger bit (TS00) of timer channel start register 0 (TS0) is set to 1, the TCR00 register loads the value of timer data register 00 (TDR00) when the Tl00 valid edge is detected.

If the MD000 bit of timer mode register 00 (TMR00) is 0 at this time, INTTM00 is not output and TO00 is not toggled. If the MD000 bit of timer mode register 00 (TMR00) is 1, INTTM00 is output and TO00 is toggled.

After that, the TCR00 register counts down at the valid edge of the Tl00 pin. When TCR00 = 0000H, it toggles TO00. At the same time, the TCR00 register loads the value of the TDR00 register again, and continues counting.


If detection of both the edges of the TI00 pin is selected, the duty factor error of the input clock affects the divided clock period of the TO00 output.

The period of the TO00 output clock includes a sampling error of one period of the operation clock.

Clock period of TO00 output = Ideal TO00 output clock period ± Operation clock period (error)

The TDR00 register can be rewritten at any time. The new value of the TDR00 register becomes valid during the next count period.

Figure 6-53. Block Diagram of Operation as Frequency Divider






Figure 6-54. Example of Basic Timing of Operation as Frequency Divider (MD000 = 1)

Remark TS00: Bit n of timer channel start register 0 (TS0)

TE00: Bit n of timer channel enable status register 0 (TE0)

TI00: TI00 pin input signal

TCR00: Timer count register 00 (TCR00)
TDR00: Timer data register 00 (TDR00)

TO00: TO00 pin output signal

(a) Timer mode register 00 (TMR00) 15 14 13 12 MAS TMR00 CKS0n1 CCS00 CIS001 CKS0n0 STS002 STS001 STS000 CIS000 MD003 MD002 MD001 MD000 TER00 0 1/0 0 0 1 0 0 1/0 1/0 0 0 0 0 1/0 Operation mode of channel 0 000B: Interval timer Setting of operation when counting is started 0: Neither generates INTTM00 nor inverts timer output when counting is started. 1: Generates INTTM00 and inverts timer output when counting is started. Selection of TI00 pin input edge 00B: Detects falling edge. 01B: Detects rising edge. 10B: Detects both edges. 11B: Setting prohibited Start trigger selection 000B: Selects only software start. Slave/master selection 0: Independent channel operation function. Count clock selection 1: Selects the TI00 pin input valid edge. Operation clock (fmck) selection 00B: Selects CK00 as operation clock of channel 0.

Figure 6-55. Example of Set Contents of Registers During Operation as Frequency Divider

(b) Timer output register 0 (TO0)

TO0 Bit 0

TO00
1/0

0: Outputs 0 from TO00.

1: Outputs 1 from TO00.

(c) Timer output enable register 0 (TOE0)

TOE0 Bit 0
TOE00
1/0

0: Stops the TO00 output operation by counting operation.

10B: Selects CK01 as operation clock of channel 0.

1: Enables the TO00 output operation by counting operation.

(d) Timer output level register 0 (TOL0)

TOL0 Bit 0

TOL00
0

0: Cleared to 0 when master channel output mode (TOM00 = 0)

(e) Timer output mode register 0 (TOM0)

TOM0 Bit 0
TOM00
0

0: Sets master channel output mode.

Figure 6-56. Operation Procedure When Frequency Divider Function Is Used

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register 0 (TPS0). Determines clock frequencies of CK00 to CK03.	
Channel default setting	Sets timer mode register 0n (TMR0n) (determines operation mode of channel and selects the detection edge). Sets interval (period) value to timer data register 00 (TDR00).	Channel stops operating. (Clock is supplied and some power is consumed.)
	Clears the TOM00 bit of timer output mode register 0 (TOM0) to 0 (master channel output mode). Clears the TOL00 bit to 0. Sets the TO00 bit and determines default level of the TO00 output.	The TO00 pin goes into Hi-Z output state. The TO00 default setting level is output when the port mode
	Sets the TOE00 bit to 1 and enables operation of TO00.—	register is in output mode and the port register is 0. TO00 does not change because channel stops operating. The TO00 pin outputs the TO00 set level.
Operation start	Sets the TOE00 bit to 1 (only when operation is resumed). Sets the TS00 bit to 1. The TS00 bit automatically returns to 0 because it is a trigger bit.	TE00 = 1, and count operation starts. Value of the TDR00 register is loaded to timer count register 00 (TCR00) at the count clock input. INTTM00 is generated and TO00 performs toggle operation if the MD000 bit of the TMR00 register is 1.
During operation	Set value of the TDR00 register can be changed. Sets corresponding bit of noise filter enable register 1, 2 (NFEN1, NFEN2) to 1. The TCR00 register can always be read. The TSR00 register is not used. Set values of the TO0 and TOE0 registers can be changed. Set values of the TMR00 register, TOM00, and TOL00 bits cannot be changed.	Counter (TCR00) counts down. When count value reaches 0000H, the value of the TDR00 register is loaded to the TCR00 register again, and the count operation is continued. By detecting TCR00 = 0000H, INTTM00 is generated and TO00 performs toggle operation. After that, the above operation is repeated.
Operation stop	The TT00 bit is set to 1. The TT00 bit automatically returns to 0 because it is a trigger bit. The TOE00 bit is cleared to 0 and value is set to the TO00 bit.	TE00 = 0, and count operation stops. The TCR00 register holds count value and stops. The TO00 output is not initialized but holds current status.
TAU stop	To hold the TO00 pin output level Clears the TO00 bit to 0 after the value to be held is	The TO00 pin output level is held by port function.
		Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TO00 bit is cleared to 0 and the TO00 pin is set to port mode).

6.8.4 Operation as input pulse interval measurement

The count value can be captured at the TImn valid edge and the interval of the pulse input to TImn can be measured. In addition, the count value can be captured by using software operation (TSmn = 1) as a capture trigger while the TEmn bit is set to 1. The pulse interval can be calculated by the following expression.

TImn input pulse interval = Period of count clock × ((10000H × TSRmn: OVF) + (Capture value of TDRmn + 1))

Caution The TImn pin input is sampled using the operating clock selected with the CKSmn bit of timer mode register mn (TMRmn), so an error of up to one operating clock cycle occurs.

Timer count register mn (TCRmn) operates as an up counter in the capture mode.

When the channel start trigger bit (TSmn) of timer channel start register m (TSm) is set to 1, the TCRmn register counts up from 0000H in synchronization with the count clock.

When the TImn pin input valid edge is detected, the count value of the TCRmn register is transferred (captured) to timer data register mn (TDRmn) and, at the same time, the TCRmn register is cleared to 0000H, and the INTTMmn is output. If the counter overflows at this time, the OVF bit of timer status register mn (TSRmn) is set to 1. If the counter does not overflow, the OVF bit is cleared. After that, the above operation is repeated.

As soon as the count value has been captured to the TDRmn register, the OVF bit of the TSRmn register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSRmn register is set to 1. However, a normal interval value cannot be measured for the OVF bit, if two or more overflows occur.

Set the STSmn2 to STSmn0 bits of the TMRmn register to 001B to use the valid edges of Tlmn as a start trigger and a capture trigger.

When TEmn = 1, a software operation (TSmn = 1) can be used as a capture trigger, instead of using the TImn pin input.




Figure 6-57. Block Diagram of Operation as Input Pulse Interval Measurement

Note When channels 1 and 3, the clock can be selected from CKm0, CKm1, CKm2 and CKm3.




Figure 6-58. Example of Basic Timing of Operation as Input Pulse Interval Measurement (MDmn0 = 0)

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0 to 7)

2. TSmn: Bit n of timer channel start register m (TSm)

TEmn: Bit n of timer channel enable status register m (TEm)

TImn: TImn pin input signal

TCRmn: Timer count register mn (TCRmn)
TDRmn: Timer data register mn (TDRmn)

OVF: Bit 0 of timer status register mn (TSRmn)

(a) Timer mode register mn (TMRmn) 14 13 12 **TMRmn** CKSmn1 CKSmn0 CCSmn M/S Note STSmn2 STSmn1 STSmn0 CISmn1 CISmn0 MDmn3 MDmn2 MDmn1 MDmn0 1/0 0 1/0 1/0 0 0 1/0 0 0 0 0 0 0 Operation mode of channel n 010B: Capture mode Setting of operation when counting is started 0: Does not generate INTTMmn when counting is started. 1: Generates INTTMmn when counting is started. Selection of Tlmn pin input edge 00B: Detects falling edge. 01B: Detects rising edge. 10B: Detects both edges. 11B: Setting prohibited Capture trigger selection 001B: Selects the Tlmn pin input valid edge. Setting of MASTERmn bit (channels 2, 4, 6) 0: Independent channel operation Setting of SPLITmn bit (channels 1, 3) 0: 16-bit timer mode. Count clock selection 0: Selects operation clock (fmck). Operation clock (fmck) selection 00B: Selects CKm0 as operation clock of channel n. 10B: Selects CKm1 as operation clock of channel n. 01B: Selects CKm2 as operation clock of channels 1, 3 (This can only be selected channels 1 and 3). 11B: Selects CKm3 as operation clock of channels 1, 3 (This can only be selected channels 1 and 3). (b) Timer output register m (TOm) Bit n TOmn TOm 0: Outputs 0 from TOmn. (c) Timer output enable register m (TOEm) Bit n TOEm 0: Stops TOmn output operation by counting operation. TOEmn 0 (d) Timer output level register m (TOLm) Bit n TOLm 0: Cleared to 0 when TOMmn = 0 (master channel output mode). TOLmn 0 (e) Timer output mode register m (TOMm) Bit n **TOMm** 0: Sets master channel output mode. TOMmr 0 Note TMRm2, TMRm4, TMRm6: MASTERmn bit TMRm1, TMRm3: SPLITmn bit

Figure 6-59. Example of Set Contents of Registers to Measure Input Pulse Interval

TMRm0, TMRm5, TMRm7: Fixed to 0

Figure 6-60. Operation Procedure When Input Pulse Interval Measurement Function Is Used

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 to CKm3.	
Channel default setting	Sets the corresponding bit of the noise filter enable registers 1, 2 (NFEN1, NFEN2) to 0 (off) or 1 (on). Sets timer mode register mn (TMRmn) (determines operation mode of channel).	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets TSmn bit to 1. The TSmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 1, and count operation starts. Timer count register mn (TCRmn) is cleared to 0000H at the count clock input. When the MDmn0 bit of the TMRmn register is 1, INTTMmn is generated.
During operation	Set values of only the CISmn1 and CISmn0 bits of the TMRmn register can be changed. The TDRmn register can always be read. The TCRmn register can always be read. The TSRmn register can always be read. Set values of the TOMmn, TOLmn, TOmn, and TOEmn bits cannot be changed.	Counter (TCRmn) counts up from 0000H. When the TImn pin input valid edge is detected, the count value is transferred (captured) to timer data register mn (TDRmn). At the same time, the TCRmn register is cleared to 0000H, and the INTTMmn signal is generated. If an overflow occurs at this time, the OVF bit of timer status register mn (TSRmn) is set; if an overflow does not occur, the OVF bit is cleared. After that, the above operation is repeated.
Operation stop	The TTmn bit is set to 1. The TTmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 0, and count operation stops. The TCRmn register holds count value and stops. The OVF bit of the TSRmn register is also held.
TAU stop	The TAU0EN bit of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized.

6.8.5 Operation as input signal high-/low-level width measurement

Caution When using a channel to implement the LIN-bus, set bit 1 (ISC1) of the input switch control register (ISC) to 1. In the following descriptions, read Tlmn as RxD0.

By starting counting at one edge of the Tlmn pin input and capturing the number of counts at another edge, the signal width (high-level width/low-level width) of TImn can be measured. The signal width of TImn can be calculated by the following expression.

Signal width of Tlmn input = Period of count clock × ((10000H × TSRmn: OVF) + (Capture value of TDRmn + 1))

Caution The TImn pin input is sampled using the operating clock selected with the CKSmn bit of timer mode register mn (TMRmn), so an error equivalent to one operation clock occurs.

Timer count register mn (TCRmn) operates as an up counter in the capture & one-count mode.

When the channel start trigger bit (TSmn) of timer channel start register m (TSm) is set to 1, the TEmn bit is set to 1 and the Tlmn pin start edge detection wait status is set.

When the TImn pin input start edge (rising edge of the TImn pin input when the high-level width is to be measured) is detected, the counter counts up from 0000H in synchronization with the count clock. When the valid capture edge (falling edge of the TImn pin input when the high-level width is to be measured) is detected later, the count value is transferred to timer data register mn (TDRmn) and, at the same time, INTTMmn is output. If the counter overflows at this time, the OVF bit of timer status register mn (TSRmn) is set to 1. If the counter does not overflow, the OVF bit is cleared. The TCRmn register stops at the value "value transferred to the TDRmn register + 1", and the TImn pin start edge detection wait status is set. After that, the above operation is repeated.

As soon as the count value has been captured to the TDRmn register, the OVF bit of the TSRmn register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow status of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSRmn register is set to 1. However, a normal interval value cannot be measured for the OVF bit, if two or more overflows occur.

Whether the high-level width or low-level width of the TImn pin is to be measured can be selected by using the CISmn1 and CISmn0 bits of the TMRmn register.

Because this function is used to measure the signal width of the TImn pin input, the TSmn bit cannot be set to 1 while the TEmn bit is 1.

CISmn1, CISmn0 of TMRmn register = 10B: Low-level width is measured.


CISmn1, CISmn0 of TMRmn register = 11B: High-level width is measured.

CKm1 Operation clock Note Timer counter Clock (register mn (TCRmn) **TNFENmn** Timer data Interrupt Noise Edge Interrupt signal TImn pin register mn (TDRmn) controller filter detection (INTTMmn)

Figure 6-61. Block Diagram of Operation as Input Signal High-/Low-Level Width Measurement

Note For channels 1 and 3, the clock can be selected from CKm0, CKm1, CKm2 and CKm3.

Figure 6-62. Example of Basic Timing of Operation as Input Signal High-/Low-Level Width Measurement



Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0 to 7)

2. TSmn: Bit n of timer channel start register m (TSm)

TEmn: Bit n of timer channel enable status register m (TEm)

Tlmn: Tlmn pin input signal

TCRmn: Timer count register mn (TCRmn)
TDRmn: Timer data register mn (TDRmn)

OVF: Bit 0 of timer status register mn (TSRmn)

(a) Timer mode register mn (TMRmn) 15 14 13 12 **TMRmn** CKSmn1 CKSmn0 CCSmn M/S Not STSmn2 STSmn1 STSmn0 CISmn1 CISmn0 MDmn3 MDmn2 MDmn1 MDmn0 1/0 0 0 0 0 0 1/0 0 0 Operation mode of channel n 110B: Capture & one-count Setting of operation when counting is started 0: Does not generate INTTMmn when counting is started. Selection of TImn pin input edge 10B: Both edges (to measure low-level width) 11B: Both edges (to measure high-level width) Start trigger selection 010B: Selects the TImn pin input valid edge. Setting of MASTERmn bit (channels 2, 4, 6) 0: Independent channel operation function. Setting of SPLITmn bit (channels 1, 3) 1: 16-bit timer mode. Count clock selection 0: Selects operation clock (fmck). -Operation clock (fmck) selection 00B: Selects CKm0 as operation clock of channel n. 10B: Selects CKm1 as operation clock of channel n. 01B: Selects CKm2 as operation clock of channels 1, 3 (This can only be selected channels 1 and 3). 11B: Selects CKm3 as operation clock of channels 1, 3 (This can only be selected channels 1 and 3).

Figure 6-63. Example of Set Contents of Registers to Measure Input Signal High-/Low-Level Width

(b) Timer output register m (TOm)

TOm Bit n
TOmn
0

0: Outputs 0 from TOmn.

(c) Timer output enable register m (TOEm)

TOEm Bit n
TOEmn
0

0: Stops the TOmn output operation by counting operation.

(d) Timer output level register m (TOLm)

TOLm Bit n
TOLmn
0

0: Cleared to 0 when TOMmn = 0 (master channel output mode).

(e) Timer output mode register m (TOMm)

TOMm Bit n
TOMmn
0

0: Sets master channel output mode.

Note TMRm2, TMRm4, TMRm6: MASTERmn bit TMRm1, TMRm3: SPLITmn bit TMRm0, TMRm5, TMRm7: Fixed to 0

Figure 6-64. Operation Procedure When Input Signal High-/Low-Level Width Measurement Function Is Used

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 to CKm3.	
Channel default setting	Sets the corresponding bit of the noise filter enable registers 1, 2 (NFEN1, NFEN2) to 0 (off) or 1 (on). Sets timer mode register mn (TMRmn) (determines operation mode of channel). Clears the TOEmn bit to 0 and stops operation of TOmn.	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets the TSmn bit to 1. The TSmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 1, and the TImn pin start edge detection wait status is set.
	Detects the TImn pin input count start valid edge.	Clears timer count register mn (TCRmn) to 0000H and starts counting up.
During operation	The TDRmn register can always be read. The TCRmn register can always be read. The TSRmn register can always be read. Set values of the TMRmn register, TOMmn, TOLmn, TOmn, and TOEmn bits cannot be changed.	When the TImn pin start edge is detected, the counter (TCRmn) counts up from 0000H. If a capture edge of the TImn pin is detected, the count value is transferred to timer data register mn (TDRmn) and INTTMmn is generated. If an overflow occurs at this time, the OVF bit of timer status register mn (TSRmn) is set; if an overflow does not occur, the OVF bit is cleared. The TCRmn register stops the count operation until the next TImn pin start edge is detected.
Operation stop	The TTmn bit is set to 1. The TTmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 0, and count operation stops. The TCRmn register holds count value and stops. The OVF bit of the TSRmn register is also held.
TAU stop	The TAU0EN bit of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized.

6.8.6 Operation as delay counter

It is possible to start counting down when the valid edge of the Tlmn pin input is detected (an external event), and then generate INTTMmn (a timer interrupt) after any specified interval.

It can also generate INTTMmn (timer interrupt) at any interval by making a software set TSmn = 1 and the count down start during the period of TEmn = 1.

The interrupt generation period can be calculated by the following expression.

Generation period of INTTMmn (timer interrupt) = Period of count clock × (Set value of TDRmn + 1)

Timer count register mn (TCRmn) operates as a down counter in the one-count mode.

When the channel start trigger bit (TSmn, TSHm1, TSHm3) of timer channel start register m (TSm) is set to 1, the TEmn, TEHm1, TEHm3 bits are set to 1 and the TImn pin input valid edge detection wait status is set.

Timer count register mn (TCRmn) starts operating upon Tlmn pin input valid edge detection and loads the value of timer data register mn (TDRmn). The TCRmn register counts down from the value of the TDRmn register it has loaded, in synchronization with the count clock. When TCRmn = 0000H, it outputs INTTMmn and stops counting until the next Tlmn pin input valid edge is detected.

The TDRmn register can be rewritten at any time. The new value of the TDRmn register becomes valid from the next period.




Figure 6-65. Block Diagram of Operation as Delay Counter

Note For using channels 1 and 3, the clock can be selected from CKm0, CKm1, CKm2 and CKm3.




Figure 6-66. Example of Basic Timing of Operation as Delay Counter

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0 to 7)

2. TSmn: Bit n of timer channel start register m (TSm)

TEmn: Bit n of timer channel enable status register m (TEm)

Tlmn: Tlmn pin input signal

TCRmn: Timer count register mn (TCRmn)
TDRmn: Timer data register mn (TDRmn)




Figure 6-67. Example of Set Contents of Registers to Delay Counter (1/2)

TOEm TOEmn

0

0: Stops the TOmn output operation by counting operation.

Note TMRm2, TMRm4, TMRm6: MASTERmn bit TMRm1, TMRm3: SPLITmn bit TMRm0, TMRm5, TMRm7: Fixed to 0

Figure 6-67. Example of Set Contents of Registers to Delay Counter (2/2)

(d) Timer output level register m (TOLm)

TOLm Bit n
TOLmn
0

0: Cleared to 0 when TOMmn = 0 (master channel output mode).

(e) Timer output mode register m (TOMm)

TOMm TOMmn 0

0: Sets master channel output mode.

Figure 6-68. Operation Procedure When Delay Counter Function Is Used

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 to CKm3.	
Channel default setting	Sets the corresponding bit of the noise filter enable registers 1, 2 (NFEN1, NFEN2) to 0 (off) or 1 (on). Sets timer mode register mn (TMRmn) (determines operation mode of channel). INTTMmn output delay is set to timer data register mn (TDRmn). Clears the TOEmn bit to 0 and stops operation of TOmn.	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets the TSmn bit to 1. The TSmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 1, and the TImn pin input valid edge detection wait status is set.
	Detects the Tlmn pin input valid edge.	Value of the TDRmn register is loaded to the timer count register mn (TCRmn).
During operation	Set value of the TDRmn register can be changed. The TCRmn register can always be read. The TSRmn register is not used.	The counter (TCRmn) counts down. When TCRmn counts down to 0000H, INTTMmn is output, and counting stops (which leaves TCRmn at 0000H) until the next TIm pin input.
Operation stop	The TTmn bit is set to 1. The TTmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 0, and count operation stops. The TCRmn register holds count value and stops.
TAU stop	The TAU0EN bit of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized.

6.9 Simultaneous Channel Operation Function of Timer Array Unit

6.9.1 Operation as one-shot pulse output function

By using two channels as a set, a one-shot pulse having any delay pulse width can be generated from the signal input to the TImn pin.

The delay time and pulse width can be calculated by the following expressions.

Delay time = {Set value of TDRmn (master) + 2} × Count clock period Pulse width = {Set value of TDRmp (slave)} × Count clock period

The master channel operates in the one-count mode and counts the delays. Timer count register mn (TCRmn) of the master channel starts operating upon start trigger detection and loads the value of timer data register mn (TDRmn).

The TCRmn register counts down from the value of the TDRmn register it has loaded, in synchronization with the count clock. When TCRmn = 0000H, it outputs INTTMmn and stops counting until the next start trigger is detected.

The slave channel operates in the one-count mode and counts the pulse width. The TCRmp register of the slave channel starts operation using INTTMmn of the master channel as a start trigger, and loads the value of the TDRmp register. The TCRmp register counts down from the value of The TDRmp register it has loaded, in synchronization with the count value. When count value = 0000H, it outputs INTTMmp and stops counting until the next start trigger (INTTMmn of the master channel) is detected. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmp = 0000H.

Instead of using the TImn pin input, a one-shot pulse can also be output using the software operation (TSmn = 1) as a start trigger.

Caution The timing of loading of timer data register mn (TDRmn) of the master channel is different from that of the TDRmp register of the slave channel. If the TDRmn and TDRmp registers are rewritten during operation, therefore, an illegal waveform may be output in conflict with the timing of loading. Rewrite the TDRmn register after INTTMmn is generated and the TDRmp register after INTTMmp is generated.

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6) p: Slave channel number (n \leq 7)

Master channel (one-count mode) Clock selection Operation clock Timer counter register mn (TCRmn) selection TNFENmn TSmn Timer data Interrupt Interrupt signal register mn (TDRmn) Noise Edge controller (INTTMmn) TImn pin 🕥 filter detection Slave channel (one-count mode) selection CKm1 Operation clock Timer counter Output
○ TOmp pin Clock register mp (TCRmp) CKm0 controller Trigger selection Timer data Interrupt Interrupt signal register mp (TDRmp) controller (INTTMmp)

Figure 6-69. Block Diagram of Operation as One-Shot Pulse Output Function

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)

p: Slave channel number (n \leq 7)




Figure 6-70. Example of Basic Timing of Operation as One-Shot Pulse Output Function

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)

p: Slave channel number (n \leq 7)

2. TSmn, TSmp: Bit n, p of timer channel start register m (TSm)

TEmn, TEmp: Bit n, p of timer channel enable status register m (TEm)

Tlmn, Tlmp: Tlmn and Tlmp pins input signal

TCRmn, TCRmp: Timer count registers mn, mp (TCRmn, TCRmp)

TDRmn, TDRmp:Timer data registers mn, mp (TDRmn, TDRmp)

TOmn, TOmp: TOmn and TOmp pins output signal

Figure 6-71. Example of Set Contents of Registers When One-Shot Pulse Output Function Is Used (Master Channel)

(a) Timer mode register mn (TMRmn) 14 12 MAS **TMRmn** KSmn⁻ KSmn0 CCSmr STSmn2 STSmn1 STSmn0 CISmn1 CISmn0 MDmn3 MDmn2 MDmn1 MDmn0 ΓERm 1/0 0 0 0 0 1/0 1/0 0 0 0 0 0 Operation mode of channel n 100B: One-count mode Start trigger during operation 0: Trigger input is invalid. Selection of TImn pin input edge 00B: Detects falling edge. 01B: Detects rising edge. 10B: Detects both edges. 11B: Setting prohibited Start trigger selection 001B: Selects the Tlmn pin input valid edge. Slave/master selection 1: Master channel. Count clock selection 0: Selects operation clock (fmck). Operation clock (fmck) selection 00B: Selects CKm0 as operation clock of channels n. 10B: Selects CKm1 as operation clock of channels n.

(b) Timer output register m (TOm)



0: Outputs 0 from TOmn.

(c) Timer output enable register m (TOEm)

TOEm Bit n
TOEmn
0

0: Stops the TOmn output operation by counting operation.

(d) Timer output level register m (TOLm)

TOLm Bit n
TOLmn
0

0: Cleared to 0 when TOMmn = 0 (master channel output mode).

(e) Timer output mode register m (TOMm)

TOMm TOMmn

0: Sets master channel output mode.

(a) Timer mode register mp (TMRmp) 15 14 13 12 0 **TMRmp** KSmp KSmp0 CCSmp M/S Not STSmp2 STSmp1 CISmp1 MDmp3 MDmp1 MDmp0 STSmp0 CISmp(MDmp2 1/0 0 0 0 O 0 0 0 0 0 0 0 0 Operation mode of channel p 100B: One-count mode Start trigger during operation 0: Trigger input is invalid. Selection of TImp pin input edge 00B: Sets 00B because these are not used. Start trigger selection 100B: Selects INTTMmn of master channel. -Setting of MASTERmn bit (channels 2, 4, 6) 0: Slave channel. Setting of SPLITmn bit (channels 1, 3) 1: 16-bit timer mode. Count clock selection 0: Selects operation clock (fmck). -Operation clock (fmck) selection 00B: Selects CKm0 as operation clock of channel p. 10B: Selects CKm1 as operation clock of channel p.

Figure 6-72. Example of Set Contents of Registers When One-Shot Pulse Output Function Is Used (Slave Channel)

(b) Timer output register m (TOm)

TOm Bit p
TOmp
1/0

- 0: Outputs 0 from TOmp.
- 1: Outputs 1 from TOmp.

* Make the same setting as master channel.

(c) Timer output enable register m (TOEm)

TOEm

Bit p
TOEmp
1/0

- 0: Stops the TOmp output operation by counting operation.
- 1: Enables the TOmp output operation by counting operation.

(d) Timer output level register m (TOLm)

TOLm Bit p
TOLmp
1/0

- 0: Positive logic output (active-high)
- 1: Negative logic output (active-low)

(e) Timer output mode register m (TOMm)

TOMm

Bit p
TOMmp

1: Sets the slave channel output mode.

Note TMRm2, TMRm4, TMRm6: MASTERmn bit TMRm1, TMRm3: SPLITmp bit TMRm5, TMRm7: Fixed to 0

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)

Figure 6-73. Operation Procedure of One-Shot Pulse Output Function (1/2)

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable registers 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 and CKm1.	
Channel default	Sets the corresponding bit of the noise filter enable registers 1, 2 (NFEN1, NFEN2) to 0 (off) or 1 (on).	Channel stops operating. (Clock is supplied and some power is consumed.)
setting	Sets timer mode register mn, mp (TMRmn, TMRmp) of two channels to be used (determines operation mode of channels). An output delay is set to timer data register mn (TDRmn) of the master channel, and a pulse width is set to the TDRmp register of the slave channel.	
	Sets slave channel. The TOMmp bit of timer output mode register m (TOMm) is set to 1 (slave channel output mode). Sets the TOLmp bit. Sets the TOmp bit and determines default level of the	The TOmp pin goes into Hi-Z output state.
		The TOmp default setting level is output when the port mode register is in output mode and the port register is 0.
		TOmp does not change because channel stops operating. The TOmp pin outputs the TOmp set level.

(Remark is listed on the next page.)

Figure 6-73. Operation Procedure of One-Shot Pulse Output Function (2/2)

	Software Operation	Hardware Status
peration art	The TSmn and TSmp bits automatically return to 0 because they are trigger bits. Count operation of the master channel is started by start-	The TEmn and TEmp bits are set to 1 and the master channel enters the TImn input edge detection wait status. Counter stops operating. Master channel starts counting.
	 trigger detection of the master channel. Detects the Tlmn pin input valid edge. Sets the TSmn bit of the master channel to 1 by software Note. 	
	Note Do not set the TSmn bit of the slave channel to 1.	
uring peration	Set values of only the CISmn1 and CISmn0 bits of the TMRmn register can be changed. Sets corresponding bit of noisefilter enable register 1, 2 (NFEN1, NFEN2) to 1. Set values of the TMRmp, TDRmn, TDRmp registers, TOMmn, TOMmp, TOLmn, and TOLmp bits cannot be changed. The TCRmn and TCRmp registers can always be read. The TSRmn and TSRmp registers are not used. Set values of the TOm and TOEm registers by slave channel can be changed.	Master channel loads the value of the TDRmn register to timer count register mn (TCRmn) when the TImn pin valid input edge is detected, and the counter starts counting down. When the count value reaches TCRmn = 0000H, the INTTMmn output is generated, and the counter stops until the next valid edge is input to the TImn pin. The slave channel, triggered by INTTMmn of the master channel, loads the value of the TDRmp register to the TCRmp register, and the counter starts counting down. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel. It becomes inactive when TCRmp = 0000H, and the counting operation is stopped. After that, the above operation is repeated.
 peration op	The TTmn (master) and TTmp (slave) bits are set to 1 at the same time. The TTmn and TTmp bits automatically return to 0 because they are trigger bits.	TEmn, TEmp = 0, and count operation stops. The TCRmn and TCRmp registers hold count value and stop. The TOmp output is not initialized but holds current status.
-	The TOEmp bit of slave channel is cleared to 0 and value is set to the TOmp bit.	The TOmp pin outputs the TOmp set level.
AU op	To hold the TOmp pin output level Clears the TOmp bit to 0 after the value to	The TOmp pin output level is held by port function.
	The TAU0EN bit of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TOmp bit is cleared to 0 and the TOmp pin is set to port mode.)

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)

6.9.2 Operation as PWM function

Two channels can be used as a set to generate a pulse of any period and duty factor.

The period and duty factor of the output pulse can be calculated by the following expressions.

Pulse period = {Set value of TDRmn (master) + 1} × Count clock period

Duty factor [%] = {Set value of TDRmp (slave)}/{Set value of TDRmn (master) + 1} × 100

0% output: Set value of TDRmp (slave) = 0000H

100% output: Set value of TDRmp (slave) ≥ {Set value of TDRmn (master) + 1}

Remark The duty factor exceeds 100% if the set value of TDRmp (slave) > (set value of TDRmn (master) + 1), it summarizes to 100% output.

The master channel operates in the interval timer mode. If the channel start trigger bit (TSmn) of timer channel start register m (TSm) is set to 1, an interrupt (INTTMmn) is output, the value set to timer data register mn (TDRmn) is loaded to timer count register mn (TCRmn), and the counter counts down in synchronization with the count clock. When the counter reaches 0000H, INTTMmn is output, the value of the TDRmn register is loaded again to the TCRmn register, and the counter counts down. This operation is repeated until the channel stop trigger bit (TTmn) of timer channel stop register m (TTm) is set to 1.

If two channels are used to output a PWM waveform, the period until the master channel counts down to 0000H is the PWM output (TOmp) cycle.

The slave channel operates in one-count mode. By using INTTMmn from the master channel as a start trigger, the TCRmp register loads the value of the TDRmp register and the counter counts down to 0000H. When the counter reaches 0000H, it outputs INTTMmp and waits until the next start trigger (INTTMmn from the master channel) is generated.

If two channels are used to output a PWM waveform, the period until the slave channel counts down to 0000H is the PWM output (TOmp) duty.

PWM output (TOmp) goes to the active level one clock after the master channel generates INTTMmn and goes to the inactive level when the TCRmp register of the slave channel becomes 0000H.

Caution To rewrite both timer data register mn (TDRmn) of the master channel and the TDRmp register of the slave channel, a write access is necessary two times. The timing at which the values of the TDRmn and TDRmp registers are loaded to the TCRmn and TCRmp registers is upon occurrence of INTTMmn of the master channel. Thus, when rewriting is performed split before and after occurrence of INTTMmn of the master channel, the TOmp pin cannot output the expected waveform. To rewrite both the TDRmn register of the master and the TDRmp register of the slave, therefore, be sure to rewrite both the registers immediately after INTTMmn is generated from the master channel.

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)




Figure 6-74. Block Diagram of Operation as PWM Function

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)




Figure 6-75. Example of Basic Timing of Operation as PWM Function

Remark 1. m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)

p: Slave channel number (n \leq 7)

2. TSmn, TSmp: Bit n, p of timer channel start register m (TSm)

TEmn, TEmp: Bit n, p of timer channel enable status register m (TEm)

TCRmn, TCRmp: Timer count registers mn, mp (TCRmn, TCRmp)
TDRmn, TDRmp: Timer data registers mn, mp (TDRmn, TDRmp)

TOmn, TOmp: TOmn and TOmp pins output signal

(a) Timer mode register mn (TMRmn) 15 14 13 12 10 MAS TMRmn CKSmn KSmn0 CCSmr STSmn2 STSmn1 STSmn0 CISmn1 CISmn(MDmn3 MDmn2 MDmn1 MDmn0 TERmr 1/0 0 0 0 0 0 0 0 1 Operation mode of channel n 000B: Interval timer Setting of operation when counting is started 1: Generates INTTMmn when counting is started. Selection of TImn pin input edge 00B: Sets 00B because these are not used. Start trigger selection 000B: Selects only software start. -Slave/master selection 1: Master channel. Count clock selection 0: Selects operation clock (fmck).

Figure 6-76. Example of Set Contents of Registers When PWM Function (Master Channel) Is Used

(b) Timer output register m (TOm)



0: Outputs 0 from TOmn.

-Operation clock (fmck) selection

(c) Timer output enable register m (TOEm)

TOEm Bit n
TOEmn
0

0: Stops the TOmn output operation by counting operation.

00B: Selects CKm0 as operation clock of channel n. 10B: Selects CKm1 as operation clock of channel n.

(d) Timer output level register m (TOLm)

TOLm Bit n
TOLmn
0

0: Cleared to 0 when TOMmn = 0 (master channel output mode).

(e) Timer output mode register m (TOMm)

TOMm Bit n
TOMmn
0

0: Sets master channel output mode.

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)

(a) Timer mode register mp (TMRmp) 15 14 13 12 10 0 **TMRmp** CISmp1 CKSmp² KSmp0 CCSmp M/S Not STSmp2 STSmp1 STSmp0 MDmp3 MDmp2 MDmp0 CISmp(MDmp1 1/0 0 0 0 O 0 0 0 0 0 0 0 1 Operation mode of channel p 100B: One-count mode Start trigger during operation 1: Trigger input is valid. Selection of TImp pin input edge 00B: Sets 00B because these are not used. Start trigger selection 100B: Selects INTTMmn of master channel. Setting of MASTERmp or SPLITmp bit 0: Slave channel. Count clock selection 0: Selects operation clock (fmck). Operation clock (fmck) selection 00B: Selects CKm0 as operation clock of channel p. 10B: Selects CKm1 as operation clock of channel p. * Make the same setting as master channel.

Figure 6-77. Example of Set Contents of Registers When PWM Function (Slave Channel) Is Used

(b) Timer output register m (TOm)



- 0: Outputs 0 from TOmp.
- 1: Outputs 1 from TOmp.

(c) Timer output enable register m (TOEm)



- 0: Stops the TOmp output operation by counting operation.
- 1: Enables the TOmp output operation by counting operation.

(d) Timer output level register m (TOLm)



- 0: Positive logic output (active-high)
- 1: Negative logic output (active-low)

(e) Timer output mode register m (TOMm)



1: Sets the slave channel output mode.

Note TMRm5, TMRm7: Fixed to 0 TMRm1, TMRm3: SPLITmp bit

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)

Figure 6-78. Operation Procedure When PWM Function Is Used (1/2)

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 and CKm1.	
Channel default setting	Sets timer mode registers mn, mp (TMRmn, TMRmp) of two channels to be used (determines operation mode of channels). An interval (period) value is set to timer data register mn (TDRmn) of the master channel, and a duty factor is set to the TDRmp register of the slave channel.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets slave channel. The TOMmp bit of timer output mode register m (TOMm) is set to 1 (slave channel output mode). Sets the TOLmp bit. Sets the TOmp bit and determines default level of the	The TOmp pin goes into Hi-Z output state.
	TOmp output.	The TOmp default setting level is output when the port mode register is in output mode and the port register is 0.
		TOmp does not change because channel stops operating. The TOmp pin outputs the TOmp set level.

(Remark is listed on the next page.)

Figure 6-78. Operation Procedure When PWM Function Is Used (2/2)

	Software Operation	Hardware Status
Operation start	Sets the TOEmp bit (slave) to 1 (only when operation is resumed). The TSmn (master) and TSmp (slave) bits of timer channel start register m (TSm) are set to 1 at the same time. The TSmn and TSmp bits automatically return to 0 because they are trigger bits.	TEmn = 1, TEmp = 1 ➤ When the master channel starts counting, INTTMmn is generated. Triggered by this interrupt, the slave channel also starts counting.
During operation	Set values of the TMRmn and TMRmp registers, TOMmn, TOMmp, TOLmn, and TOLmp bits cannot be changed. Set values of the TDRmn and TDRmp registers can be changed after INTTMmn of the master channel is generated. The TCRmn and TCRmp registers can always be read. The TSRmn and TSRmp registers are not used.	The counter of the master channel loads the TDRmn register value to timer count register mn (TCRmn), and counts down. When the count value reaches TCRmn = 0000H, INTTMmn output is generated. At the same time the value of the TDRmn register is loaded to the TCRmn register, and the counter starts counting down again. At the slave channel, the value of the TDRmp register is loaded to the TCRmp register, triggered by INTTMmn of the master channel, and the counter starts counting down The output level of TOmp becomes active one count clocafter generation of the INTTMmn output from the master channel. It becomes inactive when TCRmp = 0000H, and the counting operation is stopped.
Operation stop	The TTmn (master) and TTmp (slave) bits are set to 1 at the same time. The TTmn and TTmp bits automatically return to 0 because they are trigger bits.	TEmn, TEmp = 0, and count operation stops. The TCRmn and TCRmp registers hold count value an stop. The TOmp output is not initialized but holds current status.
	The TOEmp bit of slave channel is cleared to 0 and value is set to the TOmp bit.	The TOmp pin outputs the TOmp set level.
TAU stop	To hold the TOmp pin output level Clears the TOmp bit to 0 after the value to be held is set to the port register. When holding the TOmp pin output level is not necessary Setting not required.	The TOmp pin output level is held by port function.
	The TAU0EN bit of the PER0 register is cleared to 0. ——■	

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4, 6)

6.9.3 Operation as multiple PWM output function

By extending the PWM function and using multiple slave channels, many PWM waveforms with different duty values can be output.

For example, when using two slave channels, the period and duty factor of an output pulse can be calculated by the following expressions.

```
Pulse period = {Set value of TDRmn (master) + 1} × Count clock period
Duty factor 1 [%] = {Set value of TDRmp (slave 1)}/{Set value of TDRmn (master) + 1} × 100
Duty factor 2 [%] = {Set value of TDRmq (slave 2)}/{Set value of TDRmn (master) + 1} × 100
```

Remark Although the duty factor exceeds 100% if the set value of TDRmp (slave 1) > {set value of TDRmn (master) + 1} or if the {set value of TDRmg (slave 2)} > {set value of TDRmn (master) + 1}, it is summarized into 100% output.

Timer count register mn (TCRmn) of the master channel operates in the interval timer mode and counts the periods.

The TCRmp register of the slave channel 1 operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TOmp pin. The TCRmp register loads the value of timer data register mp (TDRmp), using INTTMmn of the master channel as a start trigger, and starts counting down. When TCRmp = 0000H, TCRmp outputs INTTMmp and stops counting until the next start trigger (INTTMmn of the master channel) has been input. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmp = 0000H.

In the same way as the TCRmp register of the slave channel 1, the TCRmq register of the slave channel 2 operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TOmq pin. The TCRmq register loads the value of the TDRmq register, using INTTMmn of the master channel as a start trigger, and starts counting down. When TCRmq = 0000H, the TCRmq register outputs INTTMmq and stops counting until the next start trigger (INTTMmn of the master channel) has been input. The output level of TOmq becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmq = 0000H.

When channel 0 is used as the master channel as above, up to seven types of PWM signals can be output at the same time.

Caution To rewrite both timer data register mn (TDRmn) of the master channel and the TDRmp register of the slave channel 1, write access is necessary at least twice. Since the values of the TDRmn and TDRmp registers are loaded to the TCRmn and TCRmp registers after INTTMmn is generated from the master channel, if rewriting is performed separately before and after generation of INTTMmn from the master channel, the TOmp pin cannot output the expected waveform. To rewrite both the TDRmn register of the master and the TDRmp register of the slave, be sure to rewrite both the registers immediately after INTTMmn is generated from the master channel (This applies also to the TDRmq register of the slave channel 2).

```
Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4)
         p: Slave channel number 1, q: Slave channel number 2
         n  (Where p and q are integers greater than n)
```

Master channel (interval timer mode) selection CKm1 Operation clock Timer counter Clock register mn (TCRmn) CKm0 rigger selection Timer data Interrupt Interrupt signal **TSmn** register mn (TDRmn) controller (INTTMmn) Slave channel 1 (one-count mode) selection CKm1 Operation clock Timer counter Output Clock ·O TOmp pin CKm0 register mp (TCRmp) controller rigger selection Timer data Interrupt Interrupt signal register mp (TDRmp) controller (INTTMmp) Slave channel 2 (one-count mode) selection CKm1 Operation clock Timer counter Output Clock -⊚TOmq pin register mq (TCRmq) CKm0 controller **Irigger** selection Timer data Interrupt Interrupt signal register mq (TDRmq) controller (INTTMmq)

Figure 6-79. Block Diagram of Operation as Multiple PWM Output Function (output two types of PWMs)

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4)

p: Slave channel number 1, q: Slave channel number 2

n (Where p and q are integers greater than n)




Figure 6-80. Example of Basic Timing of Operation as Multiple PWM Output Function (Output two types of PWMs)

(Remark is listed on the next page.)


Remark 1. m: Unit number (m = 0), n: Channel number (n = 0, 2, 4) p: Slave channel number 1, q: Slave channel number 2 n (Where p and q are integers greater than n)

2. TSmn, TSmp, TSmq: Bit n, p, q of timer channel start register m (TSm)

TEmn, TEmp, TEmq: Bit n, p, q of timer channel enable status register m (TEm)
TCRmn, TCRmp, TCRmq: Timer count registers mn, mp, mq (TCRmn, TCRmp, TCRmq)
TDRmn, TDRmp, TDRmq: Timer data registers mn, mp, mq (TDRmn, TDRmp, TDRmq)

TOmn, TOmp, TOmq: TOmn, TOmp, and TOmq pins output signal

Figure 6-81. Example of Set Contents of Registers
When Multiple PWM Output Function (Master Channel) Is Used



(b) Timer output register m (TOm)



0: Outputs 0 from TOmn.

(c) Timer output enable register m (TOEm)



0: Stops the TOmn output operation by counting operation.

(d) Timer output level register m (TOLm)



0: Cleared to 0 when TOMmn = 0 (master channel output mode).

(e) Timer output mode register m (TOMm)


TOMm Bit n

TOMmn
0

0: Sets master channel output mode.

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4)

Figure 6-82. Example of Set Contents of Registers When Multiple PWM Output Function (Slave Channel) Is Used (output two types of PWMs) (a) Timer mode register mp, mq (TMRmp, TMRmq) 14 13 12 10 6 15 M/S Note CKSmp0 CCSmr STSmp2 STSmp1 STSmp0 CISmp1 CISmp(MDmp3 MDmp2 KSmp MDmp1 1/0 0 0 0 0 0 0 0 0 0 0 0



(b) Timer output register m (TOm)

Rit n

TOm

- 0: Outputs 0 from TOmp or TOmq.
- 1: Outputs 1 from TOmp or TOmg

(c) Timer output enable register m (TOEm)

TOEm

Bit q	Bit p
TOEmq	TOEmp
1/0	1/0

- 0: Stops the TOmp or TOmq output operation by counting operation.
- 1: Enables the TOmp or TOmq output operation by counting operation.

(d) Timer output level register m (TOLm)

TOLm

ы ч	ы р
TOLmq 1/0	TOLmp 1/0

- 0: Positive logic output (active-high)
- 1: Negative logic output (active-low)

(e) Timer output mode register m (TOMm)

TOMm

Bit q	Bit p	
TOMmq	TOMmp	
1	1	

1: Sets the slave channel output mode.

Note TMRm5, TMRm7: Fixed to 0

TMRm1, TMRm3: SPLITmp, SPLIT0q bit

TMRm2, TMRm4, TMRm6: MASTERmp, MASTERmq bit mark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4)

p: Slave channel number 1, q: Slave channel number 2

n (Where p and q are integers greater than n)

Figure 6-83. Operation Procedure When Multiple PWM Output Function Is Used (1/2)

	Software Operation	Hardware Status
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1.	Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 and CKm1.	
Channel default setting	Sets timer mode registers mn, mp, 0q (TMRmn, TMRmp, TMRmq) of each channel to be used (determines operation mode of channels). An interval (period) value is set to timer data register mn (TDRmn) of the master channel, and a duty factor is set to the TDRmp and TDRmq registers of the slave channels.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets slave channels. The TOMmp and TOMmq bits of timer output mode register m (TOMm) are set to 1 (slave channel output mode). Sets the TOLmp and TOLmq bits. Sets the TOmp and TOmq bits and determines default	The TOmp and TOmq pins go into Hi-Z output state.
	level of the TOmp and TOmq outputs.	The TOmp and TOmq default setting levels are output when the port mode register is in output mode and the port register is 0.
	Sets the TOEmp and TOEmq bits to 1 and enables	
	operation of TOmp and TOmq.	TOmp and TOmq do not change because channels stop operating.
	Clears the port register and port mode register to 0. —	The TOmp and TOmq pins output the TOmp and TOmq set levels.

(Note and Remark are listed on the next page.)

Figure 6-83. Operation Procedure When Multiple PWM Output Function Is Used (2/2)

		Software Operation	Hardware Status
Operation is resumed.	Operation start	(Sets the TOEmp and TOEmq (slave) bits to 1 only when resuming operation.) The TSmn bit (master), and TSmp and TSmq (slave) bits of timer channel start register m (TSm) are set to 1 at the same time. The TSmn, TSmp, and TSmq bits automatically return to 0 because they are trigger bits.	►TEmn = 1, TEmp, TEmq = 1 When the master channel starts counting, INTTMmn is generated. Triggered by this interrupt, the slave channel also starts counting.
	During operation	Set values of the TMRmn, TMRmp, TMRmq registers, TOMmn, TOMmp, TOMmq, TOLmn, TOLmp, and TOLmq bits cannot be changed. Set values of the TDRmn, TDRmp, and TDRmq registers can be changed after INTTMmn of the master channel is generated. The TCRmn, TCRmp, and TCRmq registers can always be read. The TSRmn, TSRmp, and TSR0q registers are not used.	The counter of the master channel loads the TDRmn register value to timer count register mn (TCRmn) and counts down. When the count value reaches TCRmn = 0000H, INTTMmn output is generated. At the same time, the value of the TDRmn register is loaded to the TCRmn register, and the counter starts counting down again. At the slave channel 1, the values of the TDRmp register are transferred to the TCRmp register, triggered by INTTMmn of the master channel, and the counter starts counting down. The output levels of TOmp become active one count clock after generation of the INTTMmn output from the master channel. It becomes inactive when TCRmp = 0000H, and the counting operation is stopped. At the slave channel 2, the values of the TDRmq register are transferred to TCRmq register, triggered by INTTMmn of the master channel, and the counter starts counting down. The output levels of TOmq become active one count clock after generation of the INTTMmn output from the master channel. It becomes inactive when TCRmq = 0000H, and the counting operation is stopped. After that, the above operation is repeated.
	Operation stop	The TTmn bit (master), TTmp, and TTmq (slave) bits are set to 1 at the same time. The TTmn, TTmp, and TTmq bits automatically return to 0 because they are trigger bits.	TEmn, TEmp, TEmq = 0, and count operation stops. The TCRmn, TCRmp, and TCRmq registers hold count value and stop. The TOmp and TOmq output are not initialized but hold current status.
		The TOEmp and TOEmq bits of slave channels are cleared to 0 and value is set to the TOmp and TOmq bits.	►The TOmp and TOmq pins output the TOmp and TOmq set levels.
	TAU stop	To hold the TOmp and TOmq pin output levels Clears the TOmp and TOmq bits to 0 after the value to be held is set to the port register. When holding the TOmp and TOmq pin output levels are not necessary Setting not required	The TOmp and TOmq pin output levels are held by port function.
	Pomark	The TAU0EN bit of the PER0 register is cleared to 0.	Power-off status All circuits are initialized and SFR of each channel is also initialized. (The TOmp and TOmq bits are cleared to 0 and the TOmp and TOmq pins are set to port mode.)

Remark m: Unit number (m = 0), n: Channel number (n = 0, 2, 4)

p: Slave channel number 1, q: Slave channel number 2

n (Where p and q are a integer greater than n)

6.9.4 Remote control output function

The PWM output function is applied to the remote control output function.

The pairings of channels 2 and 3 and channels 6 and 7 are used to output the PWM signal (See **6.9.2 Operation as PWM function** for how to set up each channel.). The PWM signal output from channel 3 is used as a mask wave, the PWM signal output from channel 7 is used as a carrier waves, and the logical products of these signals are output as remote control output.

The high level width output part of the remote control output is composed of a 20 to 60 kHz carrier signal.




Figure 6-84. Remote Control Output

Figure 6-85 shows the steps for setting the remote control output.

Figure 6-85. Procedure for Setting Remote Control Output (1/2)

	Software Operation	Hardware Status
Pin mode setting	Sets the PFSEG17 bit of PFSEG2 register, PM32 bit of PM3 register, PU3 bit of PFSEG2 register and P32 bit of P3 register to 1	Remote control output is invaild P32/T003 pin is low-level output
TAU default setting		Power-off status (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1.	➤Power-on status. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register 0 (TPS0). Determines clock frequencies of CK00 and CK01.	
Remote control output setting	The TOS0 bit of the Timer output select register (TOS) is set to 1.	Remote control output is valid The P32/TO03 pin outputs the result (Low) of ANDing TO03 (Low) and TO07 (Low). P32/TO03 pin can only be used as a remote control output P53/TO07 pin can only be used as a alternative function other than timer output
Channel default setting	Sets timer mode register mn (TMRmn) to 0801H and sets timer mode register mp (TMRmp) to 0409H determines operation mode of channels)	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets master channels. The TOMmn bit of timer output mode register m (TOMm) is set to 0 (master channel output mode). Sets the TOLmn bit. Sets the TOmn bit and determines default level of the TOmn output.	The TOmn pin goes into Hi-Z output state. The TOmn default setting level is output when the port
	10mm output.	mode register is in output mode and the port register is 0.
	Sets the TOEmn bit to 1 and enables operation of TOmn.	►TOmn does not change because channels stop operating.
	Clears the port register and port mode register to 0. —	The TOmn pin outputs the TOmn set level.
	Sets slave channels. The TOMmp bit of timer output mode register m (TOMm) is set to 1 (slave channel output mode). Sets the TOLmp bit. Sets the TOmp bit and determines default level of the TOmp output.	The TOmp pin goes into Hi-Z output state. The TOmp default setting level is output when the port
	Sets the TOEmp bit to 1 and enables operation of TOmp.	mode register is in output mode and the port register is 0. TOmp does not change because channels stop operating.
	Clears the port register and port mode register to 0.	The TOmp pin outputs the TOmp set level.

(Remark is listed on the next page.)

Figure 6-85. Procedure for Setting Remote Control Output (2/2)

		Software Operation	Hardware Status
→	Operation start	The cycle of the mask waveform (start code) and its high- level width are set. TDR02 = The cycle of the mask waveform - 1 TDR03 = High-level width of the mask waveform	
		The cycle of the carrier waveform and its high-level width are set. TDR06 = The cycle of the carrier waveform - 1 TDR07 = High-level width of the carrier waveform	
		The TSmn bit (master), and TSmp (slave) bits of timer channel start register m (TSm) are set to 1 at the same time.	► TEmn = 1, TEmp, TEmq = 1
		The TSmn and TSmp bits automatically return to 0 because they are trigger bits.	When the master channel starts counting, INTTM02 generated. Triggered by this interrupt, the slave channel also starts counting.
	During operation	The setting of the TMRmn and TMRmp registers, and the TOMmn, TOMmp, TOLmn, and TOLmp bits must not be changed. The TCRmn and TCRmp registers can always be read.	TO03 outputs the mask waveform and TO07 outputs the carrier waveform in accordance with the settings of the cycle and high-level width. The P32/TO03 pin outputs the result of ANDing the TO0 and TO07 outputs (a remote control output (carrier waveform) until TCR03 reaches 0000H; a low-level remote control output until TCR02 reaches 0000H and
		Wait for an interrupt signal (INTTM02) ⊥	TCR03 equals FFFFH). Interrupt signal (INTTM02) to be generated at TCR02 =
		▼ Last code bit?	0000Н.
		If it is not the end code bit, the cycle and high-level width of the next mask waveform are specified. TDD00 - The cycle of the great waveform.	
		TDR02 = The cycle of the mask waveform - 1 TDR03 = High-level width of the mask waveform	
		Caution Setting must finish before the TCR02 value reaches 0000H.	
		• If it is the end code bit, the operation stops	
	Operation stop	The duty of the mask waveform is set to 0%. TDR02 = 0000H TDR03 is setting not required.	The P32/T003 pin outputs the result of ANDing the T003 and T007 outputs (a remote control output (carriwaveform) until TCR03 reaches 0000H; a low-level remote control output after TCR03 reaches 0000H).
		Caution Setting must finish before the TCR02 value reaches 0000H.	
		Wait for an interrupt signal (INTTM02)	Interrupt signal (INTTM02) to be generated at TCR02 =
		The TTmn bit (master) and TTmp (slave) bits are set to 1 at the same time. The TTmn and TTmp bits automatically return to 0 because they are trigger bits.	0000H. TEmn, TEmp, TEmq = 0, and count operation stops.
		The TOEmn and TOEmp bits are cleared to 0 and TOmn and TOmp bits are cleared to 0 Note.	The TOmp pin is clear to low-level.
	Transmission restart	To resume transmission, set the TOEmp bit of timer output enable register m (TOEm) to 1. (The TOEmn bit remains 0.)	

Note If these bits are not used by any TAU channel, clock supply may be stopped by clearing the TAU0EN bit of peripheral enable register 0 (PER0) to 0. In this case, to resume transmission, the settings for transmission must be re-specified after the power is turned on.

RENESAS

Remark m: Unit number (m = 0), n: Master channel number (n = 2, 6)

p: Slave channel number (p = 3, 7)

(When mask waveform: n = 2, n = 3; When carrier waveform: n = 6, p = 7)

CHAPTER 7 REAL-TIME CLOCK

7.1 Functions of Real-time Clock

The real-time clock has the following features.

- Having counters of year, month, week, day, hour, minute, and second, and can count up to 99 years.
- Constant-period interrupt function (period: 0.5 seconds, 1 second, 1 minute, 1 hour, 1 day, 1 month)
- Alarm interrupt function (alarm: week, hour, minute)
- Pin output function of 1 Hz (44, 48, 52, and 64-pin products only)

The real-time clock interrupt signal (INTRTC) can be utilized for wakeup from STOP mode and triggering an A/D converter's SNOOZE mode.

Caution The count of year, month, week, day, hour, minutes and second can only be performed when a subsystem clock (fsub = 32.768 kHz) is selected as the operation clock of the real-time clock. When the low-speed on-chip oscillator clock (fi∟ = 15 kHz) is selected, only the constant-period interrupt function is available. The 32-pin products have the constant-period interrupt function only, because these products have no subsystem clock.

However, the constant-period interrupt interval when fi∟ is selected will be calculated with the constant-period (the value selected with RTCC0 register) × fsuB/fil.

7.2 Configuration of Real-time Clock

The real-time clock includes the following hardware.

Table 7-1. Configuration of Real-time Clock

Item	Configuration
Counter	Counter (16-bit)
Control registers	Peripheral enable register 0 (PER0)
	Subsystem clock supply mode control register (OSMC)
	Real-time clock control register 0 (RTCC0)
	Real-time clock control register 1 (RTCC1)
	Second count register (SEC)
	Minute count register (MIN)
	Hour count register (HOUR)
	Day count register (DAY)
	Week count register (WEEK)
	Month count register (MONTH)
	Year count register (YEAR)
	Watch error correction register (SUBCUD)
	Alarm minute register (ALARMWM)
	Alarm hour register (ALARMWH)
	Alarm week register (ALARMWW)




Figure 7-1. Block Diagram of Real-time Clock

Caution The count of year, month, week, day, hour, minutes and second can only be performed when a subsystem clock (fsuB = 32.768 kHz) is selected as the operation clock of the real-time clock. When the low-speed on-chip oscillator clock (fiL = 15 kHz) is selected, only the constant-period interrupt function is available. The 32-pin products have the constant-period interrupt function only, because these products have no subsystem clock.

However, the constant-period interrupt interval when $f_{\mathbb{L}}$ is selected will be calculated with the constant-period (the value selected with RTCC0 register) \times fsub/fil.

7.3 Registers Controlling Real-time Clock

The real-time clock is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Subsystem clock supply mode control register (OSMC)
- Real-time clock control register 0 (RTCC0)
- Real-time clock control register 1 (RTCC1)
- · Second count register (SEC)
- · Minute count register (MIN)
- Hour count register (HOUR)
- Day count register (DAY)
- Week count register (WEEK)
- Month count register (MONTH)
- · Year count register (YEAR)
- Watch error correction register (SUBCUD)
- Alarm minute register (ALARMWM)
- Alarm hour register (ALARMWH)
- Alarm week register (ALARMWW)
- Port mode register 3 (PM3)
- Port register 3 (P3)

7.3.1 Peripheral enable register 0 (PER0)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the real-time clock is used, be sure to set bit 7 (RTCEN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-2. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H			R/W					
Symbol	<7>	6	<5>	<4>	3	<2>	1	<0>
PER0	RTCEN	0	ADCEN	IICA0EN	0	SAU0EN	0	TAU0EN

RTCEN	Real-time clock (RTC) and	LCD driver/controller and clock output/buzzer output controller		
	12-bit interval timer	When subsystem clock (fsub) is selected	When subsystem clock (fsub) is not selected	
0	Stops input clock supply. SFR used by the real-time clock (RTC) and 12-bit interval timer cannot be written. The real-time clock (RTC) and 12-bit interval timer are in the reset status.	Stops input clock and subsystem clock supply. SFR used by the LCD driver/controller and clock output/buzzer output can be read and written.	Enables input clock and main system clock supply. SFR used by the LCD driver/controller and clock output/buzzer output can be read and written.	
1	Enables input clock supply. SFR used by the real-time clock (RTC) and 12-bit interval timer can be read and written.	Enables input clock and subsystem clock supply. • SFR used by the LCD driver/controller and clock output/buzzer output can be read and written.		

- Cautions 1.
- . When using the real-time clock, first set the RTCEN bit to 1 and then set the following registers, while oscillation of the count clock (frc) is stable. If RTCEN = 0, writing to the control registers of the real-time clock is ignored, and, even if the registers are read, only the default values are read (except for the subsystem clock supply mode control register (OSMC), port mode register 3 (PM3), port register 3 (P3)).
 - Real-time clock control register 0 (RTCC0)
 - Real-time clock control register 1 (RTCC1)
 - Second count register (SEC)
 - Minute count register (MIN)
 - Hour count register (HOUR)
 - Day count register (DAY)
 - Week count register (WEEK)
 - Month count register (MONTH)
 - Year count register (YEAR)
 - Watch error correction register (SUBCUD)
 - Alarm minute register (ALARMWM)
 - Alarm hour register (ALARMWH)
 - Alarm week register (ALARMWW)
 - 2. The subsystem clock supply to peripheral functions other than the real-time clock, 12-bit interval timer, and LCD driver/controller can be stopped in HALT mode when the subsystem clock is used, by setting the RTCLPC bit of the subsystem clock supply mode control register (OSMC) to 1. In this case, set the RTCEN bit of the PER0 register to 1 and the other bits (bits 0 to 6) to 0.
 - 3. Be sure to clear the bits 1, 3, and 6 to 0.

7.3.2 Subsystem clock supply mode control register (OSMC)

The WUTMMCK0 bit can be used to select the real-time clock operation clock (frc).

In addition, by stopping clock functions that are an unnecessary, the RTCLPC bit can be used to reduce power consumption. For details about setting the RTCLPC bit, see **CHAPTER 5 CLOCK GENERATOR**.

The OSMC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-3. Format of Subsystem Clock Supply Mode Control Register (OSMC)

Address: F0	00F3H After	reset: 00H	R/W						
Symbol	7	6	5	4	3	2	1	0	
OSMC	RTCLPC	0	0	WUTMMCK0	0	0	0	0	

WUTMMCK0 Note	Selection of operation clock for real-time clock, 12-bit interval timer, and LCD river/controller.	Selection of clock output from PCLBUZn pin of clock output/buzzer output
0	Subsystem clock (fsub)	Selecting the subsystem clock (fsub) is enabled.
1	Low-speed on-chip oscillator clock (fiL)	Selecting the subsystem clock (fsub) is disabled.

Note Be sure to select the subsystem clock (WUTMMCK0 bit = 0) if the subsystem clock is oscillating.

Cautions 1. The count of year, month, week, day, hour, minutes and second can only be performed when a subsystem clock (fsuB = 32.768 kHz) is selected as the operation clock of the real-time clock. When the low-speed on-chip oscillator clock (fiL = 15 kHz) is selected, only the constant-period interrupt function is available. The 32-pin products have the constant-period interrupt function only, because these products have no subsystem clock.

However, the constant-period interrupt interval when $f_{\rm IL}$ is selected will be calculated with the constant-period (the value selected with RTCC0 register) \times $f_{\rm SUB}/f_{\rm IL}$.

The subsystem clock and low-speed on-chip oscillator clock can only be switched by using the WUTMMCK0 bit if the real-time clock, 12-bit interval timer, and LCD driver/controller are all stopped.

These are stopped as follows:

Real-time clock: Set the RTCE bit to 0. 12-bit interval timer: Set the RINTE bit to 0.

LCD driver/controller: Set the SCOC and VLCON bits to 0.

Remark RTCE: Bit 7 of real-time clock control register 0 (RTCC0)

RINTE: Bit 15 of the interval timer control register (ITMC)

SCOC: Bit 6 of LCD mode register 1 (LCDM1)
VLCON: Bit 5 of LCD mode register 1 (LCDM1)

7.3.3 Real-time clock control register 0 (RTCC0)

The RTCC0 register is an 8-bit register that is used to start or stop the real-time clock operation, control the RTC1HZ pin, and set a 12- or 24-hour system and the constant-period interrupt function.

The RTCC0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-4. Format of Real-time Clock Control Register 0 (RTCC0)

Address: FFF9DH After reset: 00H <7> <5> 3 2 0 Symbol 1 RTCC0 RCLOE1 Note **RTCE** 0 0 **AMPM** CT2 CT1 CT0

RTCE	Real-time clock operation control
0	Stops counter operation.
1	Starts counter operation.

RCLOE1	RTC1HZ pin output control		
0	Disables output of the RTC1HZ pin (1 Hz).		
1	Enables output of the RTC1HZ pin (1 Hz).		

AMPM	Selection of 12-/24-hour system
0	12-hour system (a.m. and p.m. are displayed.)
1	24-hour system

- Rewrite the AMPM bit value after setting the RWAIT bit (bit 0 of real-time clock control register 1 (RTCC1)) to 1. If
 the AMPM bit value is changed, the values of the hour count register (HOUR) change according to the specified
 time system.
- Table 7-2 shows the displayed time digits that are displayed.

CT2	CT1	CT0	Constant-period interrupt (INTRTC) selection
0	0	0	Does not use constant-period interrupt function.
0	0	1	Once per 0.5 s (synchronized with second count up)
0	1	0	Once per 1 s (same time as second count up)
0	1	1	Once per 1 m (second 00 of every minute)
1	0	0	Once per 1 hour (minute 00 and second 00 of every hour)
1	0	1	Once per 1 day (hour 00, minute 00, and second 00 of every day)
1	1	×	Once per 1 month (Day 1, hour 00 a.m., minute 00, and second 00 of every month)

When changing the values of the CT2 to CT0 bits while the counter operates (RTCE = 1), rewrite the values of the CT2 to CT0 bits after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, after rewriting the values of the CT2 to CT0 bits, enable interrupt servicing after clearing the RIFG and RTCIF flags.

Note Set the RCLOE1 bit to 0 in the 20- to 36-pin products.

Cautions 1. Do not change the value of the RCLOE1 bit when RTCE = 1.

2. 1 Hz is not output even if RCLOE1 is set to 1 when RTCE = 0.

Remark x: don't care

7.3.4 Real-time clock control register 1 (RTCC1)

The RTCC1 register is an 8-bit register that is used to control the alarm interrupt function and the wait time of the counter.

The RTCC1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-5. Format of Real-time Clock Control Register 1 (RTCC1) (1/2)

Address: FFF9EH After reset: 00H Symbol <7> <6> 5 <4> <0> <3> 2 <1> RTCC1 WALE **WALIE** 0 WAFG **RIFG** 0 **RWST RWAIT**

WALE	Alarm operation control
0	Match operation is invalid.
1	Match operation is valid.

When setting a value to the WALE bit while the counter operates (RTCE = 1) and WALIE = 1, rewrite the WALE bit after disabling interrupt servicing INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG and RTCIF flags after rewriting the WALE bit. When setting each alarm register (WALIE flag of real-time clock control register 1 (RTCC1), the alarm minute register (ALARMWM), the alarm hour register (ALARMWH), and the alarm week register (ALARMWW)), set match operation to be invalid ("0") for the WALE bit.

WALIE	Control of alarm interrupt (INTRTC) function operation
0	Does not generate interrupt on matching of alarm.
1	Generates interrupt on matching of alarm.

WAFG	Alarm detection status flag
0	Alarm mismatch
1	Detection of matching of alarm

This is a status flag that indicates detection of matching with the alarm. It is valid only when WALE = 1 and is set to "1" one clock (32.768 kHz) after matching of the alarm is detected. This flag is cleared when "0" is written to it. Writing "1" to it is invalid.

Figure 7-5. Format of Real-time Clock Control Register 1 (RTCC1) (2/2)

RIFG	Constant-period interrupt status flag			
0	Constant-period interrupt is not generated.			
1	Constant-period interrupt is generated.			
This flag indicates the status of generation of the constant period interrupt. When the constant period interrupt is				

This flag indicates the status of generation of the constant-period interrupt. When the constant-period interrupt is generated, it is set to "1".

This flag is cleared when "0" is written to it. Writing "1" to it is invalid.

RWST	Wait status flag of real-time clock			
0	ounter is operating.			
1	Node to read or write counter value			
This status flag indicates whether the setting of the RWAIT bit is valid. Before reading or writing the counter value, confirm that the value of this flag is 1.				

RWAIT	Wait control of real-time clock		
0	Sets counter operation.		
1	Stops SEC to YEAR counters. Mode to read or write counter value		

This bit controls the operation of the counter.

Be sure to write "1" to it to read or write the counter value.

As the counter (16-bit) is continuing to run, complete reading or writing within one second and turn back to 0. When reading or writing to the counter is required while generation of the alarm interrupt is enabled, first set the CT2 to CT0 bits to 010B (generating the constant-period interrupt once per 1 second).

Then, complete the processing from setting the RWAIT bit to 1 to setting it to 0 before generation of the next constant-period interrupt.

When RWAIT = 1, it takes up to 1 clock (frc) until the counter value can be read or written (RWST = 1). Notes 1, 2 When the counter (16-bit) overflowed while RWAIT = 1, it keeps the event of overflow until RWAIT = 0, then counts up.

However, when it wrote a value to second count register, it will not keep the overflow event.

- Notes 1. When setting RWAIT = 1 during 1 operating clock (frc), after setting RTCE=1, it may take two clock time of the operation clock (frc), until RWST bit is set to "1".
 - 2. When setting RWAIT = 1 during 1 operating clock (frc), after returning from a stand-by (HALT mode, STOP mode and SNOOZE mode), it may take two clock time of the operation clock (frc), until RWST bit is set to "1".

Caution If writing is performed to the RTCC1 register with a 1-bit manipulation instruction, the RIFG flag and WAFG flag may be cleared. Therefore, to perform writing to the RTCC1 register, be sure to use an 8-bit manipulation instruction. To prevent the RIFG flag and WAFG flag from being cleared during writing, disable writing by setting 1 to the corresponding bit. If the RIFG flag and WAFG flag are not used and the value may be changed, the RTCC1 register may be written by using a 1-bit manipulation instruction.

Remark Fixed-cycle interrupts and alarm match interrupts use the same interrupt source (INTRTC). When using these two types of interrupts at the same time, which interrupt occurred can be judged by checking the fixed-cycle interrupt status flag (RIFG) and the alarm detection status flag (WAFG) upon INTRTC occurrence.

7.3.5 Second count register (SEC)


The SEC register is an 8-bit register that takes a value of 0 to 59 (decimal) and indicates the count value of seconds. It counts up when the counter (16-bit) overflows.

When data is written to this register, it is written to a buffer and then to the counter up to two cycles of free later. Set a decimal value of 00 to 59 to this register in BCD code.

The SEC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-6. Format of Second Count Register (SEC)



Cautions 1. When it reads or writes from/to the register while the counter is in operation (RTCE = 1), follow the procedures described in 7.4.3 Reading/writing real-time clock.

2. The internal counter (16 bits) is cleared when the second count register (SEC) is written.

7.3.6 Minute count register (MIN)

Α

The MIN register is an 8-bit register that takes a value of 0 to 59 (decimal) and indicates the count value of minutes. It counts up when the second counter overflows.

When data is written to this register, it is written to a buffer and then to the counter up to 2 clocks (frc) later. Even if the second count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 00 to 59 to this register in BCD code.

The MIN register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-7. Format of Minute Count Register (MIN)

Address: FFF	93H After re	eset: 00H R/\	W						
Symbol	7	6	5	4	3	2	1	0	
MIN	0	MIN40	MIN20	MIN10	MIN8	MIN4	MIN2	MIN1	

Caution When it reads or writes from/to the register while the counter is in operation (RTCE = 1), follow the procedures described in 7.4.3 Reading/writing real-time clock.

7.3.7 Hour count register (HOUR)

The HOUR register is an 8-bit register that takes a value of 00 to 23 or 01 to 12 and 21 to 32 (decimal) and indicates the count value of hours.

It counts up when the minute counter overflows.

When data is written to this register, it is written to a buffer and then to the counter up to two cycles of frac later. Even if the minute count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Specify a decimal value of 00 to 23, 01 to 12, or 21 to 32 by using BCD code according to the time system specified using bit 3 (AMPM) of real-time clock control register 0 (RTCC0).


If the AMPM bit value is changed, the values of the HOUR register change according to the specified time system.

The HOUR register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 12H.

However, the value of this register is 00H if the AMPM bit (bit 3 of the RTCC0 register) is set to 1 after reset.

Figure 7-8. Format of Hour Count Register (HOUR)



- Cautions 1. Bit 5 (HOUR20) of the HOUR register indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected).
 - 2. When it reads or writes from/to the register while the counter is in operation (RTCE = 1), follow the procedures described in 7.4.3 Reading/writing real-time clock.

Table 7-2 shows the relationship between the setting value of the AMPM bit, the hour count register (HOUR) value, and time.

Table 7-2. Displayed Time Digits

24-Hour Displa	ay (AMPM = 1)	12-Hour Display (AMPM=0)		
Time	HOUR Register	Time	HOUR Register	
0	00H	12 a.m.	12H	
1	01H	1 a.m.	01H	
2	02H	2 a.m.	02H	
3	03H	3 a.m.	03H	
4	04H	4 a.m.	04H	
5	05H	5 a.m.	05H	
6	06H	6 a.m.	06H	
7	07H	7 a.m.	07H	
8	08H	8 a.m.	08H	
9	09H	9 a.m.	09H	
10	10H	10 a.m.	10H	
11	11H	11 a.m.	11H	
12	12H	12 p.m.	32H	
13	13H	1 p.m.	21H	
14	14H	2 p.m.	22H	
15	15H	3 p.m.	23H	
16	16H	4 p.m.	24H	
17	17H	5 p.m.	25H	
18	18H	6 p.m.	26H	
19	19H	7 p.m.	27H	
20	20H	8 p.m.	28H	
21	21H	9 p.m.	29H	
22	22H	10 p.m.	30H	
23	23H	11 p.m.	31H	

The HOUR register value is set to 12-hour display when the AMPM bit is "0" and to 24-hour display when the AMPM bit is "1".

In 12-hour display, the fifth bit of the HOUR register displays 0 for AM and 1 for PM.

7.3.8 Day count register (DAY)

The DAY register is an 8-bit register that takes a value of 1 to 31 (decimal) and indicates the count value of days. It counts up when the hour counter overflows.

This counter counts as follows.

- 01 to 31 (January, March, May, July, August, October, December)
- 01 to 30 (April, June, September, November)
- 01 to 29 (February, leap year)
- 01 to 28 (February, normal year)

When data is written to this register, it is written to a buffer and then to the counter up to two cycles of frac later. Even if the hour count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 01 to 31 to this register in BCD code.

The DAY register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 01H.

Figure 7-9. Format of Day Count Register (DAY)

Address: FFF	96H After re	eset: 01H	R/W						
Symbol	7	6	5	4	3	2	1	0	
DAY	0	0	DAY20	DAY10	DAY8	DAY4	DAY2	DAY1	

RENESAS

Caution When it reads or writes from/to the register while the counter is in operation (RTCE = 1), follow the procedures described in 7.4.3 Reading/writing real-time clock.

7.3.9 Week count register (WEEK)


The WEEK register is an 8-bit register that takes a value of 0 to 6 (decimal) and indicates the count value of weekdays. It counts up in synchronization with the day counter.

When data is written to this register, it is written to a buffer and then to the counter up to two cycles of frec later. Set a decimal value of 00 to 06 to this register in BCD code.

The WEEK register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-10. Format of Week Count Register (WEEK)



Cautions 1. The value corresponding to the month count register (MONTH) or the day count register (DAY) is not stored in the week count register (WEEK) automatically. After reset release, set the week count register as follow.

Day	WEEK
Sunday	00H
Monday	01H
Tuesday	02H
Wednesday	03H
Thursday	04H
Friday	05H
Saturday	06H

2. When it reads or writes from/to the register while the counter is in operation (RTCE = 1), follow the procedures described in 7.4.3 Reading/writing real-time clock.

7.3.10 Month count register (MONTH)


The MONTH register is an 8-bit register that takes a value of 1 to 12 (decimal) and indicates the count value of months. It counts up when the day counter overflows.

When data is written to this register, it is written to a buffer and then to the counter up to two cycles of free later. Even if the day count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 01 to 12 to this register in BCD code.

The MONTH register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 01H.

Figure 7-11. Format of Month Count Register (MONTH)



Caution When it reads or writes from/to the register while the counter is in operation (RTCE = 1), follow the procedures described in 7.4.3 Reading/writing real-time clock.

7.3.11 Year count register (YEAR)

The YEAR register is an 8-bit register that takes a value of 0 to 99 (decimal) and indicates the count value of years.

It counts up when the month count register (MONTH) overflows.


Values 00, 04, 08, ..., 92, and 96 indicate a leap year.

When data is written to this register, it is written to a buffer and then to the counter up to two cycles of frac later. Even if the MONTH register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 00 to 99 to this register in BCD code.

The YEAR register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-12. Format of Year Count Register (YEAR)



Caution When it reads or writes from/to the register while the counter is in operation (RTCE = 1), follow the procedures described in 7.4.3 Reading/writing real-time clock.

7.3.12 Watch error correction register (SUBCUD)

This register is used to correct the watch with high accuracy when it is slow or fast by changing the value that overflows from the internal counter (16-bit) to the second count register (SEC) (reference value: 7FFFH).

The SUBCUD register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-13. Format of Watch Error Correction Register (SUBCUD)

After reset: 00H Address: FFF99H Symbol 7 5 4 2 0 1 SUBCUD DEV F5 F4 F2 F1 F0 F6 F3

DEV	Setting of watch error correction timing				
0	Corrects watch error when the second digits are at 00, 20, or 40 (every 20 seconds).				
1	orrects watch error only when the second digits are at 00 (every 60 seconds).				
Writing to the SUBCUD register at the following timing is prohibited.					
• When DEV = 0 is set: For a period of SEC = 00H, 20H, 40H					
• When DEV = 1 is set: For a period of SEC = 00H					

F6	Setting of watch error correction value				
0	Increases by {(F5, F4, F3, F2, F1, F0) – 1} × 2.				
1	Decreases by {(/F5, /F4, /F3, /F2, /F1, /F0) + 1} × 2.				
` '	When (F6, F5, F4, F3, F2, F1, F0) = (*, 0, 0, 0, 0, 0, *), the watch error is not corrected. * is 0 or 1. /F5 to /F0 are the inverted values of the corresponding bits (000011 when 111100).				
Range of correction value: (when F6 = 0) 2, 4, 6, 8,, 120, 122, 124					
(when F6 = 1) $-2, -4, -6, -8, \dots, -120, -122, -124$					

The range of value that can be corrected by using the watch error correction register (SUBCUD) is shown below.

	DEV = 0 (correction every 20 seconds)	DEV = 1 (correction every 60 seconds)
Correctable range	-189.2 ppm to 189.2 ppm	-63.1 ppm to 63.1 ppm
Maximum excludes	± 1.53 ppm	± 0.51 ppm
quantization error		
Minimum resolution	± 3.05 ppm	± 1.02 ppm

Remark If a correctable range is -63.1 ppm or lower and 63.1 ppm or higher, set 0 to DEV.

7.3.13 Alarm minute register (ALARMWM)

This register is used to set minutes of alarm.

The ALARMWM register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Caution Set a decimal value of 00 to 59 to this register in BCD code. If a value outside the range is set, the alarm is not detected.

Figure 7-14. Format of Alarm Minute Register (ALARMWM)

Address: FFF	9AH After r	eset: 00H R/	W					
Symbol	7	6	5	4	3	2	1	0
ALARMWM	0	WM40	WM20	WM10	WM8	WM4	WM2	WM1

7.3.14 Alarm hour register (ALARMWH)

This register is used to set hours of alarm.

The ALARMWH register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 12H.

However, the value of this register is 00H if the AMPM bit (bit 3 of the RTCC0 register) is set to 1 after reset.

Caution Set a decimal value of 00 to 23, 01 to 12, or 21 to 32 to this register in BCD code. If a value outside the range is set, the alarm is not detected.

Figure 7-15. Format of Alarm Hour Register (ALARMWH)

Address: FFF	9BH After r	eset: 12H	₹/W						
Symbol	7	6	5	4	3	2	1	0	
ALARMWH	0	0	WH20	WH10	WH8	WH4	WH2	WH1	

Caution Bit 5 (WH20) of the ALARMWH register indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected).

7.3.15 Alarm week register (ALARMWW)

This register is used to set date of alarm.

The ALARMWW register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 7-16. Format of Alarm Week Register (ALARMWW)

Address: FFF	9CH After re	eset: 00H R/	W					
Symbol	7	6	5	4	3	2	1	0
ALARMWW	0	WW6	WW5	WW4	WW3	WW2	WW1	WW0

Here is an example of setting the alarm.

Time of Alarm				Day				1	12-Houi	^r Displa	у	2	24-Houi	r Displa	у
	Sunday	/Monday	Tuesday	Wednesday	Thursday	Friday	Saturday	Hour	Hour	Minute	Minute	Hour	Hour	Minute	Minute
								10	1	10	1	10	1	10	1
	W	W	W	W	W	W	W								1
	0	1	2	3	4	5	6								
Every day, 0:00 a.m.	1	1	1	1	1	1	1	1	2	0	0	0	0	0	0
Every day, 1:30 a.m.	1	1	1	1	1	1	1	0	1	3	0	0	1	3	0
Every day, 11:59 a.m.	1	1	1	1	1	1	1	1	1	5	9	1	1	5	9
Monday through Friday, 0:00 p.m.	0	1	1	1	1	1	0	3	2	0	0	1	2	0	0
Sunday, 1:30 p.m.	1	0	0	0	0	0	0	2	1	3	0	1	3	3	0
Monday, Wednesday, Friday, 11:59 p.m.	0	1	0	1	0	1	0	3	1	5	9	2	3	5	9

7.3.16 Port mode register 3 (PM3)

The PM3 register can be set by a 1-bit or 8-bit manipulation instruction.

Reset signal generation sets this register to FFH.

When using the port 3 as the RTC1HZ pin for output of 1 Hz, set the PM30 bit to 0.

Figure 7-17. Format of Port Mode Register 3 (PM3)

Address: FF	F23H After	reset: FFH	R/W						
Symbol	7	6	5	4	3	2	1	0	_
PM3	1	1	1	1	1	1	PM31	PM30	l

7.3.17 Port register 3 (P3)

The PM3 register can be set by a 1-bit or 8-bit manipulation instruction.

Reset signal generation sets this register to 00H.

When using the port 3 as 1-Hz output to the RTC1Hz pin, set the P30 bit to 0.

Figure 7-18. Format of Port Register 3 (P3)

Address: FF	F03H After	reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
P3	P37	P36	P35	P34	P33	P32	P31	P30

Caution Be sure to set bits that are not mounted to their initial values.

7.4 Real-time Clock Operation

7.4.1 Starting operation of real-time clock

RTCEN = 1 Note 1 Supplies input clock. RTCE = 0Stops counter operation. Setting WUTMMCK0 Sets freto Setting SEC Selects 12-/24-hour system and interrupt (INTRTC). Setting AMPM, CT2 to CT0 Setting SEC Sets second count register. Setting MIN Sets minute count register. Setting HOUR Sets hour count register. Setting WEEK Sets week count register. Setting DAY Sets day count register. Setting MONTH Sets month count register. Setting YEAR Sets year count register. Sets watch error correction register. Setting SUBCUD^{Note 2}

Figure 7-19. Procedure for Starting Operation of Real-time Clock

Start

Notes 1. First set the RTCEN bit to 1, while oscillation of the count clock (frtc) is stable.

Clearing IF flags of interrupt

Clearing MK flags of interrupt

RTCE = 1Note 3

INTRTC = 1?

End

No

2. Set up the SUBCUD register only if the watch error must be corrected. For details about how to calculate the correction value, see 7.4.6 Example of watch error correction of real-time clock.

Clears interrupt request flags (RTCIF).

Clears interrupt mask flags (RTCMK).

Starts counter operation.


3. Confirm the procedure described in **7.4.2 Shifting to HALT/STOP mode after starting operation** when shifting to HALT/STOP mode without waiting for INTRTC = 1 after RTCE = 1.

7.4.2 Shifting to HALT/STOP mode after starting operation

Perform one of the following processing when shifting to HALT/STOP mode immediately after setting the RTCE bit to 1. However, after setting the RTCE bit to 1, this processing is not required when shifting to HALT/STOP mode after the first INTRTC interrupt has occurred.

- Shifting to HALT/STOP mode when at least two input clocks (frc) have elapsed after setting the RTCE bit to 1 (see Figure 7-20, Example 1).
- Checking by polling the RWST bit to become 1, after setting the RTCE bit to 1 and then setting the RWAIT bit to 1. Afterward, setting the RWAIT bit to 0 and shifting to HALT/STOP mode after checking again by polling that the RWST bit has become 0 (see **Figure 7-20**, **Example 2**).

Figure 7-20. Procedure for Shifting to HALT/STOP Mode After Setting RTCE bit to 1



7.4.3 Reading/writing real-time clock

Read or write the counter after setting 1 to RWAIT first.

Set RWAIT to 0 after completion of reading or writing the counter.

When the alarm interrupt is in use, read from or write to the counters according to the procedures shown in Figures 7 - 22 and 7 - 24.

Start Stops SEC to YEAR counters. RWAIT = 1 Mode to read and write count values No RWST = 1?Checks wait status of counter. Yes Reading SEC Reads second count register. Reading MIN Reads minute count register. Reading HOUR Reads hour count register. Reading WEEK Reads week count register. Reading DAY Reads day count register. Reading MONTH Reads month count register. Reading YEAR Reads year count register. RWAIT = 0Sets counter operation. No RWST = 0?Note Yes End

Figure 7-21. Procedure for Reading Real-time Clock

Note Be sure to confirm that RWST = 0 before setting HALT/STOP mode.

Caution Complete the series of process of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.

Remark The second count register (SEC), minute count register (MIN), hour count register (HOUR), week count register (WEEK), day count register (DAY), month count register (MONTH), and year count register (YEAR) may be read in any sequence.

All the registers do not have to read and only some registers may be read.




Figure 7-22. Procedure for Reading Real-time Clock (When the Alarm Interrupt is in Use)

Note Be sure to confirm that RWST = 0 before setting HALT/STOP mode.

Caution Complete the parts of the process from the start of INTRTC interrupt processing to clearing the RWAIT bit to 0 within 1 second.

Remark The second count register (SEC), minute count register (MIN), hour count register (HOUR), week count register (WEEK), day count register (DAY), month count register (MONTH), and year count register (YEAR) may be read in any sequence.

All the registers do not have to read and only some registers may be read.




Figure 7-23. Procedure for Writing Real-time Clock

- Note Be sure to confirm that RWST = 0 before setting HALT/STOP mode.
 - Cautions 1. Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.
 - 2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR register while counting is in progress (RTCE = 1), rewrite the registers after disabling interrupt processing of INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG and RTCIF flags after rewriting the registers.
 - **Remark** The second count register (SEC), minute count register (MIN), hour count register (HOUR), week count register (WEEK), day count register (DAY), month count register (MONTH), and year count register (YEAR) may be written in any sequence.

All the registers do not have to be set and only some registers may be written.




Figure 7-24. Procedure for Writing Real-time Clock (When the Alarm Interrupt is in Use)

- Note Be sure to confirm that RWST = 0 before setting HALT/STOP mode
 - Cautions 1. Complete the parts of the process from the start of INTRTC interrupt processing to clearing the RWAIT bit to 0 within 1 second.
 - 2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR registers while counting is inprogress (RTCE = 1), rewrite the registers after disabling interrupt processing of INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG and RTCIF flags after rewriting the registers.
 - **Remark** The second count register (SEC), minute count register (MIN), hour count register (HOUR), week count register (WEEK), day count register (DAY), month count register (MONTH), and year count register (YEAR) may be written in any sequence.

All the registers do not have to be set and only some registers may be written.

7.4.4 Setting alarm of real-time clock

Set time of alarm after setting 0 to WALE (alarm operation invalid.) first.

Start WALE = 0Match operation of alarm is invalid. Alarm match interrupts is valid. WALIE = 1 Setting ALARMWM Sets alarm minute register. Sets alarm hour register. Setting ALARMWH Setting ALARMWW Sets alarm week register. Match operation of alarm is valid. WALE = 1 No INTRTC = 1? Yes No WAFG = 1?Match detection of alarm Yes Alarm processing Constant-period interrupt servicing


Figure 7-25. Alarm processing Procedure

Remarks 1. The alarm week register (ALARMWW), alarm hour register (ALARMWH), and alarm week register (ALARMWW) may be written in any sequence.

2. Fixed-cycle interrupts and alarm match interrupts use the same interrupt source (INTRTC). When using these two types of interrupts at the same time, which interrupt occurred can be judged by checking the fixed-cycle interrupt status flag (RIFG) and the alarm detection status flag (WAFG) upon INTRTC occurrence.

7.4.5 1 Hz output of real-time clock

Figure 7-26. 1 Hz Output Setting Procedure



- Cautions 1. First set the RTCEN bit to 1, while oscillation of the input clock (fsub) is stable.
 - 2. Pin output function of 1 Hz is not available in the 32-pin products.

7.4.6 Example of watch error correction of real-time clock

The watch can be corrected with high accuracy when it is slow or fast, by setting a value to the watch error correction register.

Example of calculating the correction value

The correction value used when correcting the count value of the internal counter (16-bit) is calculated by using the following expression.

Set the DEV bit to 0 when the correction range is -63.1 ppm or less, or 63.1 ppm or more.

(When DEV = 0)

Correction value Note = Number of correction counts in 1 minute \div 3 = (Oscillation frequency \div Target frequency – 1) \times 32768 \times 60 \div 3

(When DEV = 1)

Correction value Note = Number of correction counts in 1 minute = (Oscillation frequency \div Target frequency - 1) \times 32768 \times 60

Note The correction value is the watch error correction value calculated by using bits 6 to 0 of the watch error correction register (SUBCUD).

```
(When F6 = 0) Correction value = \{(F5, F4, F3, F2, F1, F0) - 1\} \times 2
(When F6 = 1) Correction value = -\{(/F5, /F4, /F3, /F2, /F1, /F0) + 1\} \times 2
```

When (F6, F5, F4, F3, F2, F1, F0) is (*, 0, 0, 0, 0, 0, 0, *), watch error correction is not performed. "*" is 0 or 1. /F5 to /F0 are bit-inverted values (000011 when 111100).

- **Remarks 1.** The correction value is 2, 4, 6, 8, ... 120, 122, 124 or -2, -4, -6, -8, ... -120, -122, -124.
 - 2. The oscillation frequency is the input clock (frc). It can be calculated from the output frequency of the RTC1HZ pin × 32768 when the watch error correction register is set to its initial value (00H).
 - **3.** The target frequency is the frequency resulting after correction performed by using the watch error correction register.

Correction example 1

Example of correcting from 32772.3 Hz to 32768 Hz (32772.3 Hz - 131.2 ppm)

[Measuring the oscillation frequency]

The oscillation frequency^{Note} of each product is measured by outputting about 32.768 kHz from the PCLBUZ0 pin, or by outputting about 1 Hz from the RTC1HZ pin when the watch error correction register (SUBCUD) is set to its initial value (00H).

Note See 7.4.5 1 Hz output of real-time clock for the setting procedure of the RTC1Hz output, and see 9.4

Operations of Clock Output/Buzzer Output Controller for the setting procedure of outputting about 32 kHz from the PCLBUZ0 pin.

[Calculating the correction value]

(When the output frequency from the PCLBUZ0 pin is 32772.3 Hz)

Assume the target frequency to be 32768 Hz (32772.3 Hz–131.2 ppm) and DEV to be 0, because the correctable range of –131.2 ppm is –63.1 ppm or lower.

The expression for calculating the correction value when DEV is 0 is applied.

```
Correction value = Number of correction counts in 1 minute \div 3
= (Oscillation frequency \div target frequency - 1) \times 32768 \times 60 \div 3
= (32772.3 \div 32768 - 1) \times 32768 \times 60 \div 3
= 86
```

[Calculating the values to be set to (F6 to F0)]

(When the correction value is 86)

If the correction value is 0 or larger (when slowing), assume F6 to be 0.

Calculate (F5, F4, F3, F2, F1, F0) from the correction value.

```
\{ (F5, F4, F3, F2, F1, F0) - 1 \} \times 2 = 86


(F5, F4, F3, F2, F1, F0) = 44

(F5, F4, F3, F2, F1, F0) = (1, 0, 1, 1, 0, 0)
```

Consequently, when correcting from 32772.3 Hz to 32768 Hz (32772.3 Hz - 131.2 ppm), setting the correction register such that DEV is 0 and the correction value is 86 (bits 6 to 0 of the SUBCUD register: 0101100) results in 32768 Hz (0 ppm).

Figure 7-27 shows the operation when (DEV, F6, F5, F4, F3, F2, F1, F0) is (0, 0, 1, 0, 1, 1, 0, 0).

Figure 7-27. Correction Operation when (DEV, F6, F5, F4, F3, F2, F1, F0) = (0, 0, 1, 0, 1, 1, 0, 0)



Correction example 2

Example of correcting from 32767.4 Hz to 32768 Hz (32767.4 Hz + 18.3 ppm)

[Measuring the oscillation frequency]

The oscillation frequency^{Note} of each product is measured by outputting about 1 Hz from the RTC1HZ pin when the watch error correction register (SUBCUD) is set to its initial value (00H).

Note See 7.4.5 1 Hz output of real-time clock for the setting procedure of outputting about 1 Hz from the RTC1HZ pin.

[Calculating the correction value]

(When the output frequency from the RTCCL pin is 0.9999817 Hz)

Oscillation frequency = $32768 \times 0.9999817 \approx 32767.4 \text{ Hz}$

Assume the target frequency to be 32768 Hz (32767.4 Hz + 18.3 ppm) and DEV to be 1.

The expression for calculating the correction value when DEV is 1 is applied.

```
Correction value = Number of correction counts in 1 minute 
= (Oscillation frequency \div Target frequency - 1) \times 32768 \times 60 
= (32767.4 \div 32768 - 1) \times 32768 \times 60 
= -36
```

[Calculating the values to be set to (F6 to F0)]

(When the correction value is -36)


If the correction value is 0 or less (when quickening), assume F6 to be 1.

Calculate (F5, F4, F3, F2, F1, F0) from the correction value.

Consequently, when correcting from 32767.4 Hz to 32768 Hz (32767.4 Hz + 18.3 ppm), setting the correction register such that DEV is 1 and the correction value is -36 (bits 6 to 0 of the SUBCUD register: 1101110) results in 32768 Hz (0 ppm).

Figure 7-28 shows the operation when (DEV, F6, F5, F4, F3, F2, F1, F0) is (1, 1, 1, 0, 1, 1, 1, 0).

Figure 7-28. Correcting Operation when (DEV, F6, F5, F4, F3, F2, F1, F0) = (1, 1, 1, 0, 1, 1, 1, 0)



CHAPTER 8 12-BIT INTERVAL TIMER

8.1 Functions of 12-bit Interval Timer

An interrupt (INTIT) is generated at any previously specified time interval. It can be utilized for wakeup from STOP mode and triggering an A/D converter's SNOOZE mode.


8.2 Configuration of 12-bit Interval Timer

The 12-bit interval timer includes the following hardware.

Table 8-1. Configuration of 12-bit Interval Timer

Item	Configuration
Counter	12-bit counter
Control registers	Peripheral enable register 0 (PER0)
	Subsystem clock supply mode control register (OSMC)
	Interval timer control register (ITMC)

Figure 8-1. Block Diagram of 12-bit Interval Timer



8.3 Registers Controlling 12-bit Interval Timer

The 12-bit interval timer is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Subsystem clock supply mode control register (OSMC)
- Interval timer control register (ITMC)

8.3.1 Peripheral enable register 0 (PER0)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the 12-bit interval timer is used, be sure to set bit 7 (RTCEN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 8-2. Format of Peripheral Enable Register 0 (PER0)

Address: F0	00F0H After	reset: 00H	R/W						
Symbol	<7>	6	<5>	<4>	3	<2>	1	<0>	
PER0	RTCEN	0	ADCEN	IICA0EN	0	SAU0EN	0	TAU0EN	

RTCEN	Control of clock supply to	LCD driver/controller and clock	output/buzzer output controller
	real-time clock (RTC) and 12-bit interval timer	When subsystem clock (fsub) is selected	When subsystem clock (fsub) is not selected
0	Stops input clock supply. SFR used by the real-time clock (RTC) and 12-bit interval timer cannot be written. The real-time clock (RTC) and 12-bit interval timer are in the reset status.	Stops input clock and subsystem clock supply. • SFR used by the LCD driver/controller and clock output/buzzer output can be read and written.	Enables input clock and main system clock supply. • SFR used by the LCD driver/controller and clock output/buzzer output can be read and written.
1	Enables input clock supply. SFR used by the real-time clock (RTC) and 12-bit interval timer can be read and written.	Enables input clock and subsystem clock supply. • SFR used by the LCD driver/controller and clock output/buzzer output can be read and written.	

- Cautions 1. When using the 12-bit interval timer, first set the RTCEN bit to 1, while oscillation of the input clock (frc) is stable. If RTCEN = 0, writing to a control register of the real-time clock, 12-bit interval timer, or LCD driver/controller is ignored, and, even if the register is read, only the default value is read (except the subsystem clock supply mode control register (OSMC)).
 - 2. Clock supply to peripheral functions other than the real-time clock, 12-bit interval timer, and LCD driver/controller can be stopped in STOP mode and HALT mode when the subsystem clock is used, by setting the RTCLPC bit of the subsystem clock supply mode control register (OSMC) to 1. In this case, set the RTCEN bit of the PER0 register to 1 and the other bits (bits 0 to 6) to 0.
 - 3. Be sure to clear the bits 1, 3 and 6 to 0.

8.3.2 Subsystem clock supply mode control register (OSMC)

The WUTMMCK0 bit can be used to select the 12-bit interval timer operation clock.

In addition, by stopping clock functions that are unnecessary, the RTCLPC bit can be used to reduce power consumption. For details about setting the RTCLPC bit, see **CHAPTER 5 CLOCK GENERATOR**.

The OSMC register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 8-3. Format of Subsystem Clock Supply Mode Control Register (OSMC)

Address: F0	00F3H After	reset: 00H	R/W						
Symbol	7	6	5	4	3	2	1	0	
OSMC	RTCLPC	0	0	WUTMMCK0	0	0	0	0	ĺ

WUTMMCK0 Note	Selection of operation clock for real-time clock, 12-bit interval timer, and LCD river/controller.	Selection of clock output from PCLBUZn pin of clock output/buzzer output
0	Subsystem clock (fsub)	Selecting the subsystem clock (fsub) is enabled.
1	Low-speed on-chip oscillator clock (fiL)	Selecting the subsystem clock (fsub) is disabled.

Note Be sure to select the subsystem clock (WUTMMCK0 bit = 0) if the subsystem clock is oscillating.

Caution The subsystem clock and low-speed on-chip oscillator clock can only be switched by using the WUTMMCK0 bit if the real-time clock, 12-bit interval timer, and LCD driver/controller are all stopped.

These are stopped as follows:

Real-time clock: Set the RTCE bit to 0. Interval timer: Set the RINTE bit to 0.

LCD driver/controller: Set the SCOC and VLCON bits to 0.

Remark RTCE: Bit 7 of real-time clock control register 0 (RTCC0)

RINTE: Bit 15 of the interval timer control register (ITMC)

SCOC: Bit 6 of LCD mode register 1 (LCDM1) VLCON: Bit 5 of LCD mode register 1 (LCDM1)

8.3.3 Interval timer control register (ITMC)

This register is used to set up the starting and stopping of the 12-bit interval timer operation and to specify the timer compare value.

The ITMC register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0FFFH.

Figure 8-4. Format of Interval Timer Control Register (ITMC)

 Address: FFF90H
 After reset: 0FFFH
 R/W

 Symbol
 15
 14
 13
 12
 11 to 0

 ITMC
 RINTE
 0
 0
 ITCMP11 to ITCMP0

RINTE	12-bit interval timer operation control
0	Count operation stopped (count clear)
1	Count operation started

Specification of the 12-bit interval timer compare value
These bits generate an interrupt at the fixed cycle (count clock cycles x (ITCMP
setting + 1)).
Setting prohibit

Example interrupt cycles when 001H or FFFH is specified for ITCMP11 to ITCMP0 $\,$

- ITCMP11 to ITCMP0 = 001H, count clock: when f_{SUB} = 32.768 kHz 1/32.768 [kHz] × (1 + 1) = 0.06103515625 [ms] \cong 61.03 [μ s]
- ITCMP11 to ITCMP0 = FFFH, count clock: when f_{SUB} = 32.768 kHz 1/32.768 [kHz] \times (4095 + 1) = 125 [ms]

Cautions 1. Before changing the RINTE bit from 1 to 0, use the interrupt mask flag register to disable the INTIT interrupt servicing. When the operation starts (from 0 to 1) again, clear the ITIF flag, and then enable the interrupt servicing.

- 2. The value read from the RINTE bit is applied one count clock cycle after setting the RINTE bit.
- 3. When setting the RINTE bit to start operation of the counter after returning from a standby mode and then shifting to a standby mode again, either confirm that the value written to the RINTE bit has been applied, or make sure that at least one count clock cycle elapses between returning from a standby mode and shifting to a standby mode again.
- 4. Only change the setting of the ITCMP11 to ITCMP0 bits when RINTE = 0. However, it is possible to change the settings of the ITCMP11 to ITCMP0 bits at the same time as when changing RINTE from 0 to 1 or 1 to 0.

8.4 12-bit Interval Timer Operation

8.4.1 12-bit interval timer operation timing


The count value specified for the ITCMP11 to ITCMP0 bits is used as an interval to operate an 12-bit interval timer that repeatedly generates interrupt requests (INTIT).

When the RINTE bit is set to 1, the 12-bit counter starts counting.

When the 12-bit counter value matches the value specified for the ITCMP11 to ITCMP0 bits, the 12-bit counter value is cleared to 0, counting continues, and an interrupt request signal (INTIT) is generated at the same time.

The basic operation of the 12-bit interval timer is as follows.

Figure 8-5. 12-bit Interval Timer Operation Timing (ITCMP11 to ITCMP0 = 0FFH, count clock: fsuB = 32.768 kHz)




8.4.2 Start of count operation and re-enter to HALT/STOP mode after returned from HALT/STOP mode

When setting the RINTE bit after returned from HALT or STOP mode and entering HALT or STOP mode again, write 1 to the RINTE bit, and confirm the written value of the RINTE bit is reflected or wait for at least one cycle of the count clock. Then, enter HALT or STOP mode.

- After setting RINTE to 1, confirm by polling that the RINTE bit has become 1, and then enter HALT or STOP mode (see Example 1 in Figure 8-6).
- After setting RINTE to 1, wait for at least one cycle of the count clock and then enter HALT or STOP mode (see Example 2 in Figure 8-6).

Figure 8-6. Procedure of Entering to HALT or STOP Mode after Setting RINTE to 1



CHAPTER 9 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER

The number of output pins of the clock output and buzzer output controllers differs, depending on the product.

Output pin	32-pin	44, 48, 52, 64-pin
PCLBUZ0	V	V
PCLBUZ1	-	V

Caution Most of the following descriptions in this chapter use the 64-pin as an example.

9.1 Functions of Clock Output/Buzzer Output Controller

The clock output controller is intended for carrier output during remote controlled transmission and clock output for supply to peripheral ICs.

Buzzer output is a function to output a square wave of buzzer frequency.

One pin can be used to output a clock or buzzer sound.

Two output pins, PCLBUZ0 and PCLBUZ1, are available.

The PCLBUZn pin outputs a clock selected by clock output select register n (CKSn).

Figure 9-1 shows the block diagram of clock output/buzzer output controller.

Caution It is not possible to output the subsystem clock (fsub) from the PCLBUZn pin while the RTCLPC bit of the subsystem clock supply mode control register (OSMC), which controls the supply of the subsystem clock, is set to 1 and moreover while HALT mode is set with the subsystem clock (fsub) selected as CPU clock.

Remark n = 0, 1




Figure 9-1. Block Diagram of Clock Output/Buzzer Output Controller

- Notes 1. Do not select fsub as the clock output from the clock output/buzzer output controller when the WUTMMCK0 bit of the OSMC register is set to 1.
 - 2. For output frequencies available from PCLBUZ0 and PCLBUZ1, refer 30.4 AC Characteristics.

Remark PCLBUZ0 pin in above diagram shows the information of 48- to 64-pins products with PIOR1 = 0. In other cases, the name of pins, output latches (Pxx) and PMxx should be read differently (xx = 50).

9.2 Configuration of Clock Output/Buzzer Output Controller

The clock output/buzzer output controller includes the following hardware.

Table 9-1. Configuration of Clock Output/Buzzer Output Controller

Item	Configuration
Control registers	Peripheral enable register 0 (PER0)
	Clock output select registers n (CKSn)
	Port mode registers 5, 14 (PM5, PM14)
	Port registers 5, 14 (P5, P14)

9.3 Registers Controlling Clock Output/Buzzer Output Controller

The following three registers are used to control the clock output/buzzer output controller.

- Peripheral enable register 0 (PER0)
- Clock output select registers n (CKSn)
- Port mode registers 5, 14 (PM5, PM14)

9.3.1 Peripheral enable register 0 (PER0)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the clock output/buzzer output controller is used in subsystem clock (fsub), be sure to set bit 7 (RTCEN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 9-2. Format of Peripheral Enable Register 0 (PER0)

Address: F0	00F0H After	reset: 00H	R/W					
Symbol	<7>	6	<5>	<4>	3	<2>	1	<0>
PER0	RTCEN	0	ADCEN	IICA0EN	0	SAU0EN	0	TAU0EN

RTCEN	Real-time clock (RTC) and	LCD driver/controller and clock output/buzzer output controller				
	12-bit interval timer	When subsystem clock (fsub) is selected	When subsystem clock (fsub) is not selected			
0	Stops input clock supply. SFR used by the real-time clock (RTC) and 12-bit interval timer cannot be written. The real-time clock (RTC) and 12-bit interval timer are in the reset status.	Stops input clock and subsystem clock supply. • SFR used by the LCD driver/controller and clock output/buzzer output can be read and written.	Enables input clock and main system clock supply. • SFR used by the LCD driver/controller and clock output/buzzer output can be read and written.			
1	Enables input clock supply. • SFR used by the real-time clock (RTC) and 12-bit interval timer can be read and written.	Enables input clock and subsystem clock supply. • SFR used by the LCD driver/controller and clock output/buzzer output can be read and written.				

Caution Be sure to clear the bits 1, 3 and 6 to 0.

9.3.2 Clock output select registers n (CKSn)

These registers set output enable/disable for clock output or for the buzzer frequency output pin (PCLBUZn), and set the output clock.

Select the clock to be output from the PCLBUZn pin by using the CKSn register.

The CKSn register are set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 9-3. Format of Clock Output Select Register n (CKSn)

Address: FFFA5H (CKS0), FFFA6H (CKS1) After reset: 00H Symbol <7> 6 5 3 2 0 1 CKSn **PCLOEn** 0 0 **CSELn** CCSn2 CCSn1 CCSn0

ĺ	PCLOEn	PCLBUZn pin output enable/disable specification
	0	Output disable (default)
I	1	Output enable

CSELn	CCSn2	CCSn1	CCSn0		PCLBUZn pin output clock selection					
					f _{MAIN} = 5 MHz	f _{MAIN} = 10 MHz	f _{MAIN} = 20 MHz	f _{MAIN} = 24 MHz		
0	0	0	0	fmain	5 MHz	10 MHz ^{Note 1}	Setting prohibited ^{Note 1}	Setting prohibited ^{Note 1}		
0	0	0	1	fmain/2	2.5 MHz	5 MHz	10 MHz ^{Note 1}	12 MHz Note 1		
0	0	1	0	fmain/2 ²	1.25 MHz	2.5 MHz	5 MHz	6 MHz		
0	0	1	1	fmain/2 ³	625 kHz	1.25 MHz	2.5 MHz	3 MHz		
0	1	0	0	fmain/24	312.5 kHz	625 kHz	1.25 MHz	1.5 MHz		
0	1	0	1	fmain/2 ¹¹	2.44 kHz	4.88 kHz	9.76 kHz	11.7 kHz		
0	1	1	0	fmain/2 ¹²	1.22 kHz	2.44 kHz	4.88 kHz	5.86 kHz		
0	1	1	1	fmain/2 ¹³	610 Hz	1.22 kHz	2.44 kHz	2.93 kHz		
1	0	0	0	fsuB Note 2		32.76	8 kHz			
1	0	0	1	fsub/2 Note 2		16.38	4 kHz			
1	0	1	0	fsub/2 ^{2 Note 2}		8.192	2 kHz			
1	0	1	1	fsub/2 ^{3 Note 2}	SuB/2 ³ Note 2 4.096 kHz					
1	1	0	0	fsub/24 Note 2	SUB/2 ^{4 Note 2} 2.048 kHz					
1	1	0	1	fsus/2 ^{5 Note 2} 1.024 kHz						
1	1	1	0	f _{SUB} /2 ⁶ Note 2 512 Hz						
1	1	1	1	fsub/2 ^{7 Note 2}		256	6 Hz			

(Notes, Cautions, and Remarks are listed on the next page.)

- Notes 1. Use the output clock within a range of 16 MHz. Furthermore, when using the output clock at 2.7 V \leq VDD < 4.0 V, can be use it within 8 MHz only. See 30.4 or 31.4 AC Characteristics for details.
 - 2. Do not select fsub as the clock output from the clock output/buzzer output controller when the WUTMMCK0 bit of the OSMC register is set to 1.

- Cautions 1. Change the output clock after disabling clock output (PCLOEn = 0).
 - 2. To shift to STOP mode when the main system clock is selected (CSELn = 0), set PCLOEn = 0 before executing the STOP instruction. When the subsystem clock is selected (CSELn = 1), PCLOEn = 1 can be set because the clock can be output while the RTCLPC bit of the subsystem clock supply mode control (OSMC) register is set to 0 and moreover while STOP mode is set.
 - 3. It is not possible to output the subsystem clock (fsub) from the PCLBUZn pin while the RTCLPC bit of the subsystem clock supply mode control register (OSMC) is set to 1 and moreover while HALT mode is set with the subsystem clock (fsub) selected as CPU clock.

Remarks 1. n = 0, 1

2. fmain: Main system clock frequency Subsystem clock frequency fsua:

9.3.3 Port mode registers 5, 14 (PM5, PM14)

These registers set input/output of port 5, 14 in 1-bit units.

When using the P50/INTP5/SEG7/(PCLBUZ0), P140/PCLBUZ0/TO00/SEG27 and P141/PCLBUZ1/TI00/SEG26 pins for clock output and buzzer output, clear PM50, PM140 and PM141 bits and the output latches of P50, P140 and P141 to 0.

The PM5 and PM14 registers can be set by a 1-bit or 8-bit memory manipulation instruction. Reset signal generation sets these registers to FFH.

Figure 9-4. Format of Port Mode Registers 5, 14 (PM5, PM14)

Address: FFF25H After reset: FFH			t: FFH	R/W						
Symbol	7	6	5	4	3	2	1	0		
PM5	PM5 1 1 1		1	PM54	PM53	PM52	PM51	PM50		
Address: FFF2EH After reset: FFH R/W										
Symbol	7	6	5	4	3	2	1	0		
PM14	PM147	PM146	PM145	PM144	PM143	PM142	PM141	PM140		

	PMmn	Pmn pin I/O mode selection (mn = 50 to 54, 140 to 147)					
ſ	0	output mode (output buffer on)					
Ī	1	Input mode (output buffer off)					

9.4 Operations of Clock Output/Buzzer Output Controller

One pin can be used to output a clock or buzzer sound.

The PCLBUZ0 pin outputs a clock/buzzer selected by the clock output select register 0 (CKS0).


The PCLBUZ1 pin outputs a clock/buzzer selected by the clock output select register 1 (CKS1).

9.4.1 Operation as output pin

The PCLBUZn pin is output as the following procedure.

- <1> Set 0 in the bit of the port mode register (PMxx) and port register (Px) which correspond to the port which has a pin used as the PCLBUZ0 pin.
- <2> Select the output frequency with bits 0 to 3 (CCSn0 to CCSn2, CSELn) of the clock output select register (CKSn) of the PCLBUZn pin (output in disabled status).
- <3> Set bit 7 (PCLOEn) of the CKSn register to 1 to enable clock/buzzer output.
- **Remarks 1.** The controller used for outputting the clock starts or stops outputting the clock one clock after enabling or disabling clock output (PCLOEn bit) is switched. At this time, pulses with a narrow width are not output. Figure 9-5 shows enabling or stopping output using the PCLOEn bit and the timing of outputting the clock.
 - **2.** n = 0. 1

Figure 9-5. Timing of Outputting Clock from PCLBUZn Pin



9.5 Cautions of Clock Output/buzzer Output Controller

When the main system clock is selected for the PCLBUZn output (CSELn = 0), if STOP mode is entered within 1.5 main system clock cycles after the output is disabled (PCLOEn = 0), the PCLBUZn output width becomes shorter.

CHAPTER 10 WATCHDOG TIMER

10.1 Functions of Watchdog Timer

The counting operation of the watchdog timer is set by the option byte (000C0H).

The watchdog timer operates on the low-speed on-chip oscillator clock (fil.).

The watchdog timer is used to detect an inadvertent program loop. If a program loop is detected, an internal reset signal is generated.

Program loop is detected in the following cases.

- If the watchdog timer counter overflows
- If a 1-bit manipulation instruction is executed on the watchdog timer enable register (WDTE)
- If data other than "ACH" is written to the WDTE register
- If data is written to the WDTE register during a window close period

When a reset occurs due to the watchdog timer, bit 4 (WDTRF) of the reset control flag register (RESF) is set to 1. For details of the RESF register, see CHAPTER 20 RESET FUNCTION.

When 75% of the overflow time+1/2flL is reached, an interval interrupt can be generated.

10.2 Configuration of Watchdog Timer

The watchdog timer includes the following hardware.

Table 10-1. Configuration of Watchdog Timer

Item	Configuration			
Counter	Internal counter (17 bits)			
Control register	Watchdog timer enable register (WDTE)			


How the counter operation is controlled, overflow time, window open period, and interval interrupt are set by the option byte.

Table 10-2. Setting of Option Bytes and Watchdog Timer

Setting of Watchdog Timer	Option Byte (000C0H)
Watchdog timer interval interrupt	Bit 7 (WDTINT)
Window open period	Bits 6 and 5 (WINDOW1, WINDOW0)
Controlling counter operation of watchdog timer	Bit 4 (WDTON)
Overflow time of watchdog timer	Bits 3 to 1 (WDCS2 to WDCS0)
Controlling counter operation of watchdog timer (in HALT/STOP mode)	Bit 0 (WDSTBYON)

Remark For the option byte, see CHAPTER 25 OPTION BYTE.

Figure 10-1. Block Diagram of Watchdog Timer



Remark fil: Low-speed on-chip oscillator clock frequency

10.3 Register Controlling Watchdog Timer

The watchdog timer is controlled by the watchdog timer enable register (WDTE).

(1) Watchdog timer enable register (WDTE)

Writing "ACH" to the WDTE register clears the watchdog timer counter and starts counting again.

This register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 9AH or 1AHNote.

Figure 10-2. Format of Watchdog Timer Enable Register (WDTE)

Address: FFFABH		After reset: 9AH/1AHNote		R/W				
Symbol	7	6	5	4	3	2	1	0
WDTE								·

Note The WDTE register reset value differs depending on the WDTON bit setting value of the option byte (000C0H). To operate watchdog timer, set the WDTON bit to 1.

WDTON Bit Setting Value	WDTE Register Reset Value
0 (watchdog timer count operation disabled)	1AH
1 (watchdog timer count operation enabled)	9AH

- Cautions 1. If a value other than "ACH" is written to the WDTE register, an internal reset signal is generated.
 - 2. If a 1-bit memory manipulation instruction is executed for the WDTE register, an internal reset signal is generated.
 - 3. The value read from the WDTE register is 9AH/1AH (this differs from the written value (ACH)).

10.4 Operation of Watchdog Timer

10.4.1 Controlling operation of watchdog timer

- 1. When the watchdog timer is used, its operation is specified by the option byte (000C0H).
 - Enable counting operation of the watchdog timer by setting bit 4 (WDTON) of the option byte (000C0H) to 1 (the counter starts operating after a reset release) (for details, see **CHAPTER 25**).

WDTON	Watchdog Timer Counter		
0	Counter operation disabled (counting stopped after reset)		
1	Counter operation enabled (counting started after reset)		

- Set an overflow time by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (000C0H) (for details, see 10.4.2 and CHAPTER 25).
- Set a window open period by using bits 6 and 5 (WINDOW1 and WINDOW0) of the option byte (000C0H) (for details, see 10.4.3 and CHAPTER 25).
- 2. After a reset release, the watchdog timer starts counting.
- 3. By writing "ACH" to the watchdog timer enable register (WDTE) after the watchdog timer starts counting and before the overflow time set by the option byte, the watchdog timer is cleared and starts counting again.
- 4. After that, write the WDTE register the second time or later after a reset release during the window open period. If the WDTE register is written during a window close period, an internal reset signal is generated.
- 5. If the overflow time expires without "ACH" written to the WDTE register, an internal reset signal is generated. An internal reset signal is generated in the following cases.
 - If a 1-bit manipulation instruction is executed on the WDTE register
 - . If data other than "ACH" is written to the WDTE register
- Cautions 1. When data is written to the watchdog timer enable register (WDTE) for the first time after reset release, the watchdog timer is cleared in any timing regardless of the window open time, as long as the register is written before the overflow time, and the watchdog timer starts counting again.
 - 2. After "ACH" is written to the WDTE register, an error of up to 2 clocks (f_{IL}) may occur before the watchdog timer counter is cleared.
 - 3. The watchdog timer can be cleared immediately before the count value overflows.

Cautions 4. The operation of the watchdog timer in the HALT, STOP, and SNOOZE modes differs as follows depending on the set value of bit 0 (WDSTBYON) of the option byte (000C0H).

	WDSTBYON = 0	WDSTBYON = 1
In HALT mode	Watchdog timer operation stops.	Watchdog timer operation continues.
In STOP mode		
In SNOOZE mode		

If WDSTBYON = 0, the watchdog timer resumes counting after the HALT or STOP mode is released. At this time, the counter is cleared to 0 and counting starts.

When operating with the X1 oscillation clock after releasing the STOP mode, the CPU starts operating after the oscillation stabilization time has elapsed.

Therefore, if the period between the STOP mode release and the watchdog timer overflow is short, an overflow occurs during the oscillation stabilization time, causing a reset.

Consequently, set the overflow time in consideration of the oscillation stabilization time when operating with the X1 oscillation clock and when the watchdog timer is to be cleared after the STOP mode release by an interval interrupt.

10.4.2 Setting overflow time of watchdog timer

Set the overflow time of the watchdog timer by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (000C0H).

If an overflow occurs, an internal reset signal is generated. The present count is cleared and the watchdog timer starts counting again by writing "ACH" to the watchdog timer enable register (WDTE) during the window open period before the overflow time.

The following overflow times can be set.

Table 10-3. Setting of Overflow Time of Watchdog Timer

WDCS2	WDCS1	WDCS0	Overflow Time of Watchdog Timer (fiL = 17.25 kHz (MAX.))
0	0	0	2 ⁶ /fi∟ (3.71 ms)
0	0	1	2 ⁷ /f _{IL} (7.42 ms)
0	1	0	2 ⁸ /f _{IL} (14.84 ms)
0	1	1	2 ⁹ /fı∟ (29.68 ms)
1	0	0	2 ¹¹ /f _I ∟ (118.72 ms)
1	0	1	2 ¹³ /f _{IL} (474.89 ms) ^{Note}
1	1	0	2 ¹⁴ /f _{IL} (949.79 ms) ^{Note}
1	1	1	2 ¹⁶ /f _{IL} (3799.18 ms) ^{Note}

Note Using the watchdog timer under the following conditions may lead to the generation of an interval interrupt (INTWDTI) after one cycle of the watchdog timer clock once the watchdog timer counter has been cleared.

Usage conditions that may lead to the generation of an interval interrupt:

- The overflow time of the watchdog timer is set to $2^{13}/f_{IL}$, $2^{14}/f_{IL}$, or $2^{16}/f_{IL}$,
- the interval interrupt is in use (the setting of the WDTINT bit of the relevant option byte is 1), and
- ACH is written to the WDTE register (FFFABH) when the watchdog timer counter has reached or exceeded 75% of the overflow time.

This interrupt can be masked by clearing the watchdog timer counter through steps 1 to 5 below.

- 1. Set the WDTIMK bit of the interrupt mask flag register 0 (MK0L) to 1 before clearing the watchdog timer counter.
- 2. Clear the watchdog timer counter.
- 3. Wait for at least 80 µs.
- 4. Clear the WDTIIF bit of the interrupt request flag register (IF0L) to 0.
- 5. Clear the WDTIMK bit of the interrupt mask flag register 0 (MK0L) to 0.


Remark fil: Low-speed on-chip oscillator clock frequency

10.4.3 Setting window open period of watchdog timer

Set the window open period of the watchdog timer by using bits 6 and 5 (WINDOW1, WINDOW0) of the option byte (000C0H). The outline of the window is as follows.

- If "ACH" is written to the watchdog timer enable register (WDTE) during the window open period, the watchdog timer is cleared and starts counting again.
- Even if "ACH" is written to the WDTE register during the window close period, an abnormality is detected and an internal reset signal is generated.

Example: If the window open period is 50%



Caution When data is written to the WDTE register for the first time after reset release, the watchdog timer is cleared in any timing regardless of the window open time, as long as the register is written before the overflow time, and the watchdog timer starts counting again.

The window open period can be set is as follows.

Table 10-4. Setting Window Open Period of Watchdog Timer

WINDOW1	WINDOW0	Window Open Period of Watchdog Timer		
0	0	Setting prohibited		
0	1	50%		
1	0	75% Note		
1	1	100%		

Note When the window open period is set to 75%, clearing the counter of the watchdog timer (writing ACH to WDTE) must proceed outside the corresponding period from among those listed below, over which clearing of the counter is prohibited (for example, confirming that the interval timer interrupt request flag (WDTIIF) of the watchdog timer is set).

WDCS2	WDCS1	WDCS0	Watchdog timer overflow time	Period over which clearing the
			(f _{IL} = 17.25 kHz (MAX.))	counter is prohibited when the
				window open period is set to 75%
0	0	0	2 ⁶ /f _{IL} (3.71 ms)	1.85 ms to 2.51 ms
0	0	1	2 ⁷ /f _{IL} (7.42 ms)	3.71 ms to 5.02 ms
0	1	0	28/f _{IL} (14.84 ms)	7.42 ms to 10.04 ms
0	1	1	2 ⁹ /f _{IL} (29.68 ms)	14.84 ms to 20.08 ms
1	0	0	2 ¹¹ /f _{IL} (118.72 ms)	56.36 ms to 80.32 ms
1	0	1	2 ¹³ /f _{IL} (474.89 ms)	237.44 ms to 321.26 ms
1	1	0	2 ¹⁴ /f _{IL} (949.79 ms)	474.89 ms to 642.51 ms
1	1	1	2 ¹⁶ /f _{IL} (3799.18 ms)	1899.59 ms to 2570.04 ms

Caution When bit 0 (WDSTBYON) of the option byte (000C0H) = 0, the window open period is 100% regardless of the values of the WINDOW1 and WINDOW0 bits.

Remark If the overflow time is set to $2^9/f_{IL}$, the window close time and open time are as follows.

	Setting of Window Open Period					
	50% 75%		100%			
Window close time	0 to 20.08 ms	0 to 10.04 ms	None			
Window open time	20.08 to 29.68 ms	10.04 to 29.68 ms	0 to 29.68 ms			

<When window open period is 50%>

• Overflow time:

 $2^{9}/f_{IL}$ (MAX.) = $2^{9}/17.25$ kHz = 29.68 ms

• Window close time:

0 to $2^9/f_{IL}$ (MIN.) × (1 – 0.5) = 0 to $2^9/12.75$ kHz × 0.5 = 0 to 20.08 ms

• Window open time:

 $2^9/f_{1L}$ (MIN.) × (1 – 0.5) to $2^9/f_{1L}$ (MAX.) = $2^9/12.75$ kHz × 0.5 to $2^9/17.25$ kHz = 20.08 to 29.68 ms

10.4.4 Setting watchdog timer interval interrupt

Depending on the setting of bit 7 (WDTINT) of an option byte (000C0H), an interval interrupt (INTWDTI) can be generated when 75% of the overflow time+ $1/2f_{IL}$ is reached.

Table 10-5. Setting of Watchdog Timer Interval Interrupt

WDTINT	Use of Watchdog Timer Interval Interrupt			
0	interval interrupt is used.			
1	Interval interrupt is generated when 75% of the overflow time+1/2f _{IL} is reached.			

Caution When operating with the X1 oscillation clock after releasing the STOP mode, the CPU starts operating after the oscillation stabilization time has elapsed.

Therefore, if the period between the STOP mode release and the watchdog timer overflow is short, an overflow occurs during the oscillation stabilization time, causing a reset.

Consequently, set the overflow time in consideration of the oscillation stabilization time when operating with the X1 oscillation clock and when the watchdog timer is to be cleared after the STOP mode release by an interval interrupt.

Remark The watchdog timer continues counting even after INTWDTI is generated (until ACH is written to the watchdog timer enable register (WDTE)). If ACH is not written to the WDTE register before the overflow time, an internal reset signal is generated.

CHAPTER 11 A/D CONVERTER

The number of analog input channels of the A/D converter differs, depending on the product.

	32-pin	44-pin	48-pin	52, 64-pin
Analog	4 ch	7 ch	9 ch	10 ch
input	(ANI0, ANI1,	(ANI0, ANI1,	(ANI0, ANI1,	(ANI0, ANI1,
channels	ANI18, ANI19)	ANI17 to ANI21)	ANI16 to ANI22)	ANI16 to ANI23)

Caution Most of the following descriptions in this chapter use the 64-pin as an example.

11.1 Function of A/D Converter

The A/D converter is used to convert analog input signals into digital values, and is configured to control analog inputs, including up to 10 channels of A/D converter analog inputs (ANI0, ANI1 and ANI16 to ANI23). 10-bit or 8-bit resolution can be selected by the ADTYP bit of the A/D converter mode register 2 (ADM2).


The A/D converter has the following function.

• 10-bit resolution A/D conversionNote

10-bit resolution A/D conversion is carried out repeatedly for one analog input channel selected from ANI0, ANI1 and ANI16 to ANI23. Each time an A/D conversion operation ends, an interrupt request (INTAD) is generated.

Various A/D conversion modes can be specified by using the mode combinations below.

Trigger mode	Software trigger	Conversion is started by software.		
	Hardware trigger no-wait mode	Conversion is started by detecting a hardware trigger.		
	Hardware trigger wait mode	The power is turned on by detecting a hardware trigger while the system is off and in the conversion standby state, and conversion is then started automatically after the stabilization wait time passes. When using the SNOOZE mode function, specify the hardware trigger		
		wait mode.		
Conversion operation	One-shot conversion mode	A/D conversion is performed on the selected channel once.		
mode	Sequential conversion mode	A/D conversion is sequentially performed on the selected channels until it is stopped by software.		
Operation voltage mode	Standard 1 or standard 2 mode	Conversion is done in the operation voltage range of 2.7 V \leq V _{DD} \leq 5.5 V.		
	Low voltage 1 or low voltage 2 mode	Conversion is done in the operation voltage range of 1.6 V \leq V _{DD} \leq 5.5 V. Select this mode for conversion at a low voltage. Because the operation voltage is low, it is internally boosted during conversion.		
Sampling time selection	Sampling clock cycles: 7 f _{AD}	The sampling time in standard 1 or low voltage 1 mode is seven cycles of the conversion clock (fAD). Select this mode when the output impedance of the analog input source is high and the sampling time should be long.		
	Sampling clock cycles: 5 f _{AD}	The sampling time in standard 2 or low voltage 2 mode is five cycles of the conversion clock (fad). Select this mode when enough sampling time is ensured (for example, when the output impedance of the analog input source is low).		



Remark Analog input pin for figure 11-1 when a 64-pin product is used.

11.2 Configuration of A/D Converter

The A/D converter includes the following hardware.

(1) ANIO, ANI1 and ANI16 to ANI23 pins

These are the analog input pins of the 10 channels of the A/D converter. They input analog signals to be converted into digital signals. Pins other than the one selected as the analog input pin can be used as I/O port pins.

(2) Sample & hold circuit

The sample & hold circuit samples each of the analog input voltages sequentially sent from the input circuit, and sends them to the A/D voltage comparator. This circuit also holds the sampled analog input voltage during A/D conversion.

(3) A/D voltage comparator

This A/D voltage comparator compares the voltage generated from the voltage tap of the comparison voltage generator with the analog input voltage. If the analog input voltage is found to be greater than the reference voltage (1/2 AVREF) as a result of the comparison, the most significant bit (MSB) of the successive approximation register (SAR) is set. If the analog input voltage is less than the reference voltage (1/2 AVREF), the MSB bit of the SAR is reset.

After that, bit 8 of the SAR register is automatically set, and the next comparison is made. The voltage tap of the comparison voltage generator is selected by the value of bit 9, to which the result has been already set.

```
Bit 9 = 0: (1/4 AVREF)
Bit 9 = 1: (3/4 AVREF)
```

The voltage tap of the comparison voltage generator and the analog input voltage are compared and bit 8 of the SAR register is manipulated according to the result of the comparison.

```
Analog input voltage \geq Voltage tap of comparison voltage generator: Bit 8 = 1 Analog input voltage \leq Voltage tap of comparison voltage generator: Bit 8 = 0
```

Comparison is continued like this to bit 0 of the SAR register.

When performing A/D conversion at a resolution of 8 bits, the comparison continues until bit 2 of the SAR register.

Remark AV_{REF}: The + side reference voltage of the A/D converter. This can be selected from AV_{REFP}, the internal reference voltage (1.45 V), and V_{DD}.

(4) Comparison voltage generator

The comparison voltage generator generates the comparison voltage input from an analog input pin.

(5) Successive approximation register (SAR)

The SAR register is a register that sets voltage tap data whose values from the comparison voltage generator match the voltage values of the analog input pins, 1 bit at a time starting from the most significant bit (MSB).

If data is set in the SAR register all the way to the least significant bit (LSB) (end of A/D conversion), the contents of the SAR register (conversion results) are held in the A/D conversion result register (ADCR). When all the specified A/D conversion operations have ended, an A/D conversion end interrupt request signal (INTAD) is generated.

(6) 10-bit A/D conversion result register (ADCR)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCR register holds the A/D conversion result in its higher 10 bits (the lower 6 bits are fixed to 0).

(7) 8-bit A/D conversion result register (ADCRH)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCRH register stores the higher 8 bits of the A/D conversion result.

(8) Controller

This circuit controls the conversion time of an input analog signal that is to be converted into a digital signal, as well as starting and stopping of the conversion operation. When A/D conversion has been completed, this controller generates INTAD through the A/D conversion result upper limit/lower limit comparator.

(9) AVREFP pin

This pin inputs an external reference voltage (AVREFP).

If using AVREFP as the + side reference voltage of the A/D converter, set the ADREFP1 and ADREFP0 bits of A/D converter mode register 2 (ADM2) to 0 and 1, respectively.

The analog signals input to ANI16 to ANI23 are converted to digital signals based on the voltage applied between AVREFP and the – side reference voltage (AVREFM/Vss).

In addition to AV_{REFP}, it is possible to select V_{DD} or the internal reference voltage (1.45 V) as the + side reference voltage of the A/D converter.

(10) AVREFM pin

This pin inputs an external reference voltage (AVREFM). If using AVREFM as the – side reference voltage of the A/D converter, set the ADREFM bit of the ADM2 register to 1.

In addition to AVREFM, it is possible to select Vss as the – side reference voltage of the A/D converter.

11.3 Registers Used in A/D Converter

The A/D converter uses the following registers.

- Peripheral enable register 0 (PER0)
- A/D converter mode register 0 (ADM0)
- A/D converter mode register 1 (ADM1)
- A/D converter mode register 2 (ADM2)
- 10-bit A/D conversion result register (ADCR)
- 8-bit A/D conversion result register (ADCRH)
- Analog input channel specification register (ADS)
- Conversion result comparison upper limit setting register (ADUL)
- Conversion result comparison lower limit setting register (ADLL)
- A/D test register (ADTES)
- A/D port configuration register (ADPC)
- Port mode control registers 1, 4, 12, and 14 (PMC1, PMC4, PMC12, PMC14)
- Port mode registers 1, 2, 4, 12, and 14 (PM1, PM2, PM4, PM12, PM14)

11.3.1 Peripheral enable register 0 (PER0)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the A/D converter is used, be sure to set bit 5 (ADCEN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 11-2. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H R/W <7> <5> Symbol 6 <4> 3 <2> <0> 1 PER0 **RTCEN** 0 **ADCEN IICA0EN** 0 SAU0EN 0 TAU0EN

ADCEN	Control of A/D converter input clock supply			
0	Stops input clock supply. • SFR used by the A/D converter cannot be written. • The A/D converter is in the reset status.			
1	Enables input clock supply. • SFR used by the A/D converter can be read/written.			

- Cautions 1. When setting the A/D converter, be sure to set the following registers first while the ADCEN bit is set to 1. If ADCEN = 0, writing to a control register of the A/D converter is ignored, and, even if the register is read, only the default value is read (except for port mode registers 1, 2, 4, 12, and 14 (PM1, PM2, PM4, PM12, and PM14), port mode registers 1, 2, 4, 12, and 14 (PM1, PM2, PM4, PM12, and PM14), port mode control registers 1, 4, 12, and 14 (PMC1, PMC4, PMC12, PMC14), and A/D port configuration register (ADPC)).
 - A/D converter mode register 0 (ADM0)
 - A/D converter mode register 1 (ADM1)
 - A/D converter mode register 2 (ADM2)
 - 10-bit A/D conversion result register (ADCR)
 - 8-bit A/D conversion result register (ADCRH)
 - Analog input channel specification register (ADS)
 - Conversion result comparison upper limit setting register (ADUL)
 - Conversion result comparison lower limit setting register (ADLL)
 - A/D test register (ADTES).
 - 2. Be sure to clear bits 1, 3, and 6 to 0.

11.3.2 A/D converter mode register 0 (ADM0)

This register sets the conversion time for analog input to be A/D converted, and starts/stops conversion.

The ADM0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 11-3. Format of A/D Converter Mode Register 0 (ADM0)

Address:	FFF30H	After reset:	00H R/W					
Symbol	<7>	6	5	4	3	2	1	<0>
ADM0	ADCS	0	FR2 ^{Note 1}	FR1Note 1	FR0 ^{Note 1}	LV1 ^{Note 1}	LV0 ^{Note 1}	ADCE

ADCS	A/D conversion operation control				
0	Stops conversion operation				
	[When read]				
	Conversion stopped/standby status				
1	Enables conversion operation				
	[When read]				
	While in the software trigger mode: Conversion operation status				
	While in the hardware trigger wait mode: Stabilization wait status + conversion				
	operation status				

ADCE	A/D voltage comparator operation control ^{Note 2}			
0	Stops A/D voltage comparator operation			
1	Enables A/D voltage comparator operation			

Notes 1. For details of the FR2 to FR0, LV1, LV0 bits, and A/D conversion, see **Table 11-3 A/D**Conversion Time Selection.

2. In software trigger mode and hardware trigger no-wait mode, the operation of the A/D voltage comparator is controlled by the ADCS and ADCE bits, and time is required for the conversion value to stabilize after the A/D converter starts operating (1.0 μ s). Valid conversion results can therefore be obtained from the first conversion by setting the ADCE bit to 1 and then waiting for the stabilization time (1.0 μ s) to elapse before setting the ADCS bit to 1. If the ADCS bit is set to 1 before the stabilization time (1.0 μ s) elapses, the first conversion data must be ignored.

Cautions 1. Change the FR2 to FR0, LV1, and LV0 bits while conversion is stopped (ADCS = 0, ADCE = 0).

- 2. Do not set the ADCS bit to 1 and the ADCE bit to 0 at the same time.
- Do not change the ADCS and ADCE bits from 0 to 1 at the same time by using an 8-bit manipulation instruction. Be sure to set these bits in the order described in 11.7 A/D Converter Setup Flowchart.
- 4. Be sure to clear bit 6 to 0.

Table 11-1. Settings of ADCS and ADCE Bits

ADCS	ADCE	A/D Conversion Operation	
0	0	Stop status	
0	1	Conversion standby mode	
1	0	Setting prohibited	
1	1	Conversion mode	

Table 11-2. Setting and Clearing Conditions for ADCS Bit

A/D Conversion	n Mode	Set Conditions	Clear Conditions
Software trigger mode	oftware trigger mode Sequential conversion Who mode Wri		When 0 is written to ADCS
	One-shot conversion mode		 When 0 is written to ADCS The bit is automatically cleared to 0 when A/D conversion ends.
Hardware trigger no-wait mode	gger no-wait mode Sequential conversion mode		When 0 is written to ADCS
	One-shot conversion mode		When 0 is written to ADCS
Hardware trigger wait mode	Sequential conversion mode	When a hardware trigger	When 0 is written to ADCS
	One-shot conversion mode	is input	 When 0 is written to ADCS The bit is automatically cleared to 0 when A/D conversion ends.




Figure 11-4. Timing Chart When A/D Voltage Comparator Is Used

Notes 1. While in the software trigger mode or hardware trigger no-wait mode, the time from the rising of the ADCE bit to the be risen the ADCS bit must be 1 μ s or longer to stabilize the internal circuit.

2. The following time is the maximum amount of time necessary to start conversion.

	ADM0		Conversion	Conversion Start Time	(Number of fclk Clocks)
FR2	FR1	FR0	Clock (f _{AD})	Software trigger mode/ Hardware trigger no wait mode	Hardware trigger wait mode
0	0	0	fclk/64	63	1
0	0	1	fclk/32	31	
0	1	0	fclk/16	15	
0	1	1	fclk/8	7	
1	0	0	fclk/6	5	
1	0	1	fclk/5	4	
1	1	0	fclk/4	3	
1	1	1	fcLk/2	1	

However, for the second and subsequent conversion in sequential conversion mode, the conversion start time and stabilization wait time for A/D power supply do not occur after a hardware trigger is detected.

Remark fclk: CPU/peripheral hardware clock frequency

(Cautions are listed on the next page.)

- Cautions 1. If using the hardware trigger wait mode, setting the ADCS bit to 1 is prohibited (but the bit is automatically switched to 1 when the hardware trigger signal is detected). However, it is possible to clear the ADCS bit to 0 to specify the A/D conversion standby status.
 - 2. While in the one-shot conversion mode of the hardware trigger no-wait mode, the ADCS flag is not automatically cleared to 0 when A/D conversion ends. Instead, 1 is retained.
 - 3 Only rewrite the value of the ADCE bit when ADCS = 0 (while in the conversion stopped/conversion standby status).
 - 4. To complete A/D conversion, specify at least the following time as the hardware trigger interval:

 Hardware trigger no wait mode: 2 fclk clock + conversion start time + A/D conversion time

 Hardware trigger wait mode: 2 fclk clock + conversion start time + A/D power supply

stabilization wait time + A/D conversion time

Table 11-3. A/D Conversion Time Selection (1/4)

(1) When there is no stabilization wait time

Normal mode 1, 2 (software trigger mode/hardware trigger no-wait mode)

A/D	Convert	er Mode	e Regist	er 0	Mode	Conversion	Number of	Conversion	Conversion Time Selection				
	((ADM0)				Clock (fab)	Conversion	Time	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$.5 V	
FR2	FR1	FR0	LV1	LV0			Clock		fclk=	fclk =	fclk =	fclk =	fclk=
							Cycles Note 3		1 MHz	4 MHz	8 MHz	16 MHz	24 MHz
0	0	0	0	0	Normal 1	fclk/64	19 fad	1216/fclk	Setting	Setting	Setting	76 <i>μ</i> s	50.6667 μs
							(number		prohibited	prohibited	prohibited		
0	0	1				fclk/32	of	608/fclk			76 <i>μ</i> s	38 <i>μ</i> s	25.3333 μs
0	1	0				fclk/16	sampling	304/fclk		76 <i>μ</i> s	38 <i>μ</i> s	19 <i>μ</i> s	12.6667 <i>μ</i> s
0	1	1				fclk/8	clock	152/f ськ		38 <i>μ</i> s	19 <i>μ</i> s	9.5 <i>μ</i> s	6.3333 <i>μ</i> s
1	0	0				fclk/6	cycles:	114/fclк		28.5 <i>μ</i> s	14.25 <i>μ</i> s	7.125 <i>μ</i> s	4.75 <i>μ</i> s
1	0	1				fclk/5	7 fad)	95/fclk	95 <i>μ</i> s	23.75 <i>μ</i> s	11.875 <i>μ</i> s	5.938 <i>μ</i> s	3.9583 <i>μ</i> s
1	1	0				fclk/4		76/f ськ	76 <i>μ</i> s	19 <i>μ</i> s	9.5 <i>μ</i> s	4.75 <i>μ</i> s	3.1667 <i>μ</i> s
													Note 1
1	1	1				fcLK/2		38/fськ	38 <i>μ</i> s	9.5 <i>μ</i> s	4.75 <i>μ</i> s	2.375 <i>μ</i> s	Setting
												Notes 1, 2	prohibited
0	0	0	0	1	Normal 2	fclk/64	17 fad	1088/fclk	Setting	Setting	Setting	68 <i>μ</i> s	45.3333 <i>μ</i> s
							(number		prohibited	prohibited	prohibited		
0	0	1				fclk/32	of	544/f ськ			68 <i>μ</i> s	34 <i>μ</i> s	22.6667 <i>μ</i> s
0	1	0				fclk/16	sampling	272/f ськ		68 <i>μ</i> s	34 <i>μ</i> s	17 <i>μ</i> s	11.3333 <i>μ</i> s
0	1	1				fclk/8	clock	136/f ськ		34 <i>μ</i> s	17 <i>μ</i> s	8.5 <i>μ</i> s	5.6667 <i>μ</i> s
1	0	0				fclk/6	cycles:	102/fclк		25.5 <i>μ</i> s	12.75 <i>μ</i> s	6.375 <i>μ</i> s	4.25 <i>μ</i> s
1	0	1				fclk/5	5 fad)	85/fclk	85 <i>μ</i> s	21.25 <i>μ</i> s	10.625 <i>μ</i> s	5.3125 <i>μ</i> s	3.5417 <i>μ</i> s
1	1	0				fclk/4		68/fclk	68 μs	17 <i>μ</i> s	8.5 <i>μ</i> s	4.25 μs	2.8333 <i>μ</i> s
													Notes 1, 2
1	1	1				fclk/2		34/fcLK	34 μs	8.5 <i>μ</i> s	4.25 <i>μ</i> s	2.125 <i>μ</i> s	Setting
												Notes 1, 2	prohibited

Notes 1. Setting prohibited when $V_{DD} < 3.6 \text{ V}$.

- 2. This value is prohibited when using the temperature sensor.
- **3.** These are the numbers of clock cycles when conversion is with 10-bit resolution. When eight-bit resolution is selected, the values are shorter by two cycles of the conversion clock (f_{AD}).
- Cautions 1. The A/D conversion time must also be within the relevant range of conversion times (tconv) described in 30.6.1 A/D converter characteristics or 31.6.1 A/D converter characteristics.
 - 2. When rewriting the FR2 to FR0, LV1, and LV0 bits to other than the same data, make sure that conversion has stopped (ADCS = 0, ADCE = 0).
 - 3. The above conversion time does not include conversion state time. Conversion state time add in the first conversion. Select conversion time, taking clock frequency errors into consideration.

Table 11-3. A/D Conversion Time Selection (2/4)

(2) When there is no stabilization wait time Note 1

Low-voltage mode 1, 2 (software trigger mode/hardware trigger no-wait mode)

A/D	Conver	er Mode	e Regist	er 0	Mode	Conversion	Number of	Conversion		Conver	sion Time S	Selection	
		(ADM0)				Clock (fad)	Conversion	Time	1.6 V ≤ V _{DD} ≤ 5.5 V Note 2 Note 3			Note 3	Note 4
FR2	FR1	FR0	LV1	LV0			Clock		fclk=	fclk =	fclk =	fclk=	fclk=
							Cycles Note 8		1 MHz	4 MHz	8 MHz	16 MHz	24 MHz
0	0	0	1	0	Low- voltage 1	fclk/64	19 fad (number	1216/fclк	Setting prohibited	Setting prohibited	Setting prohibited	76 <i>μ</i> s	50.6667 <i>μ</i> s
0	0	1				fclk/32	of	608/fclk			76 <i>μ</i> s	38 <i>μ</i> s	25.3333 <i>μ</i> s
0	1	0				fclk/16	sampling	304/fськ		76 <i>μ</i> s	38 <i>μ</i> s	19 <i>μ</i> s	12.6667 <i>μ</i> s
0	1	1				fclk/8	clock	152/fclк		38 μs ^{Note 7}	19 <i>μ</i> s	9.5 μs ^{Note 6}	6.3333 <i>μ</i> s
1	0	0				fclk/6	cycles: 7 fad)	114/fcLK		28.5 μs Note 7	14.25 <i>μ</i> s Note 6	7.125 <i>μ</i> s Note 6	4.75 <i>μ</i> s
1	0	1				fclk/5	(IAD)	95/fськ	95 <i>μ</i> s	23.75 μs Note 7	11.875 <i>µ</i> S Note 6	5.938 μs Note 6	3.9587 <i>μ</i> s
1	1	0				fclk/4		76/fськ	76 <i>μ</i> s	19 <i>μ</i> s Note 7	9.5 <i>μ</i> s Note 6	4.75 μs Note 6	3.1667 <i>μ</i> s Note 5
1	1	1				fclk/2		38/fськ	38 μs Note 7	9.5 <i>μ</i> s Note 6	4.75 μs Note 6	2.375 µs Note 5	Setting prohibited
0	0	0	1	1	Low- voltage 2	fclk/64	17 f _{AD}	1088/fclк	Setting prohibited	Setting prohibited	Setting prohibited	68 μs	45.3333 μs
0	0	1				fclk/32	of	544/f ськ			68 <i>μ</i> s	34 <i>μ</i> s	22.6667 <i>μ</i> s
0	1	0				fclk/16	sampling	272/fclк		68 <i>μ</i> s	34 <i>μ</i> s	17 <i>μ</i> s	11.3333 <i>μ</i> s
0	1	1				fclk/8	clock	136/fclк		$34~\mu$ s Note 7	17 <i>μ</i> s	8.5 μs ^{Note 6}	5.6667 <i>μ</i> s
1	0	0				fclk/6	cycles: 5 fad)	102/fcLK		25.5 μs Note 7	12.75 μs Note 6	6.375 μs Note 6	4.25 <i>μ</i> s
1	0	1				fclk/5	J IAD)	85/fськ	85 μs	21.25 μs Note 7	10.625 <i>μ</i> S Note 6	5.3125 μs Note 6	3.5417 <i>μ</i> s
1	1	0				fclk/4		68/fclk	68 μs	17 <i>μ</i> S Note 7	8.5 μs Note 6	4.25 μs Note 6	2.8333 μs Note 5
1	1	1				fclk/2		34/fськ	34 μs Note 7	8.5 <i>μ</i> S Note 6	4.25 µs Note 6	2.125 μs Note 5	Setting prohibited

Notes 1. This mode is prohibited when using the temperature sensors.

- **2.** $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$
- 3. $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$
- **4.** $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$
- **5.** Setting prohibited when $V_{DD} < 3.6 \text{ V}$.
- **6.** Setting prohibited when $V_{DD} < 2.7 \text{ V}$.
- 7. Setting prohibited when V_{DD}< 1.8 V.
- **8.** These are the numbers of clock cycles when conversion is with 10-bit resolution. When eight-bit resolution is selected, the values are shorter by two cycles of the conversion clock (fAD).
- Cautions 1. The A/D conversion time must also be within the relevant range of conversion times (tconv) described in 30.6.1 A/D converter characteristics or 31.6.1 A/D converter characteristics.
 - 2. When rewriting the FR2 to FR0, LV1, and LV0 bits to other than the same data, make sure that conversion has stopped (ADCS = 0, ADCE = 0).
 - 3. The above conversion time does not include conversion state time. Conversion state time add in the first conversion. Select conversion time, taking clock frequency errors into consideration.

Table 11-3. A/D Conversion Time Selection (3/4)

(3) When there is stabilization wait time Normal mode 1, 2 (hardware trigger wait mode Note 1)

A/D (Convert	er Mode	e Regis	ter 0	Mode	Conversion	Number of	Number of	Stabilization		Convers	sion Time S	election	
	((ADM0)				Clock (fab)	Stabilization	Conversion	Wait Cock +		2.7	$V \le V_{DD} \le 5$.5 V	
FR2	FR1	FR0	LV1	LV0			Wait Cock	Clock	Conversion	fclk=	fclk=	fclk=	fclk =	fclk =
								Cycles Note 4	Time	1 MHz	4 MHz	8 MHz	16 MHz	24 MHz
0	0	0	0	0	Normal	fcьк/64	8 fad	19 fad	1728/fclk	Setting	Setting	Setting	108 <i>μ</i> s	72 <i>μ</i> s
					1			(number		prohibited	prohibited	prohibited		
0	0	1				fcьк/32		of	864/fclk			108 <i>μ</i> s	54 <i>μ</i> s	36 <i>μ</i> s
0	1	0				fcьк/16		sampling	432/f ськ		108 <i>μ</i> s	54 <i>μ</i> s	27 μs	18 <i>μ</i> s
0	1	1				fclk/8		clock	216/fclк		54 <i>μ</i> s	27 μs	13.5 <i>μ</i> s	9 <i>μ</i> s
1	0	0				fclk/6		cycles:	162/fclk		40.5 <i>μ</i> s	20.25 <i>μ</i> s	10.125 <i>μ</i> s	6.75 <i>μ</i> s
1	0	1				fclk/5		7 fad)	135/fcLK	135 <i>μ</i> s	33.75 <i>μ</i> s	16.875 <i>μ</i> s	8.4375 <i>μ</i> s	5.625 <i>μ</i> s
1	1	0				fclk/4			108/fcLK	108 <i>μ</i> s	27 μs	13.5 <i>μ</i> s	6.75 <i>μ</i> s	4.5 <i>μ</i> s
1	1	1				fclk/2			54/fclk	54 <i>μ</i> s	13.5 <i>μ</i> s	6.75 <i>μ</i> s	3.375 <i>μ</i> s	Setting
													Notes 3	prohibited
0	0	0	0	1	Normal	fcьк/64	8 fad	17 fad	1600/fcLK	Setting	Setting	Setting	100 <i>μ</i> s	66.6667 <i>μ</i> s
					2			(number		prohibited	prohibited	prohibited		
0	0	1				fclk/32		of	800/fcLK			100 <i>μ</i> s	50 <i>μ</i> s	33.3333 <i>μ</i> s
0	1	0				fcьк/16		sampling	400/fcLK		100 <i>μ</i> s	50 <i>μ</i> s	25 <i>μ</i> s	16.6667 <i>μ</i> s
0	1	1				fclk/8		clock	200/fcLK		50 <i>μ</i> s	25 μs	12.5 <i>μ</i> s	8.3333 <i>μ</i> s
1	0	0				fclk/6		cycles:	150/fcLK		37.5 <i>μ</i> s	18.75 <i>μ</i> s	9.375 <i>μ</i> s	6.25 <i>μ</i> s
1	0	1				fclk/5		5 fad)	125/fclk	125 <i>μ</i> s	31.25 <i>μ</i> s	15.625 <i>μ</i> s	7.8125 <i>µ</i> s	5.2083 <i>μ</i> s
1	1	0				fclk/4			100/fcLK	100 <i>μ</i> s	25 <i>μ</i> s	12.5 <i>μ</i> s	6.25 <i>μ</i> s	4.1667 <i>μ</i> s
														Notes 2, 3
1	1	1				fclk/2			50/fclk	50 <i>μ</i> s	12.5 <i>μ</i> s	6.25 <i>μ</i> s	3.125 <i>μ</i> s	Setting
													Notes 2, 3	prohibited

- Notes 1. For the second and subsequent conversion in sequential conversion mode, the conversion start time and stabilization wait time for A/D power supply do not occur after a hardware trigger is detected (see Table 12-3 (1/4)).
 - **2.** Setting prohibited when $V_{DD} < 3.6 \text{ V}$.
 - 3. This value is prohibited when using the temperature sensors.
 - **4.** These are the numbers of clock cycles when conversion is with 10-bit resolution. When eight-bit resolution is selected, the values are shorter by two cycles of the conversion clock (fAD).
- Cautions 1. The A/D conversion time must also be within the relevant range of conversion times (tconv) described in 30.6.1 A/D converter characteristics or 31.6.1 A/D converter characteristics.
 - 2. When rewriting the FR2 to FR0, LV1, and LV0 bits to other than the same data, make sure that conversion has stopped (ADCS = 0, ADCE = 0).
 - 3. The above conversion time does not include conversion state time. Conversion state time add in the first conversion. Select conversion time, taking clock frequency errors into consideration.
 - 4. When hardware trigger wait mode, specify the conversion time, including the stabilization wait time from the hardware trigger detection.

Table 11-3. A/D Conversion Time Selection (4/4)

(4) When there is no stabilization wait time Low-voltage mode 1, 2 Note 1 (hardware trigger wait mode Note 2)


A/D (Convert	er Mode	e Regis	ter 0	Mode	Conversion	Number of	Number of	Stabilization		Conve	sion Time S	Selection	
	((ADM0)				Clock (fab)	Stabilization	Conversion	Wait Cock +	1.6 V ≤ Vi	od ≤ 5.5 V	Note 3	Note 4	Note 5
FR2	FR1	FR0	LV1	LV0			Wait Cock	Clock Cycles	Conversion	fclk=	fclk =	fclk=	fclk =	fclk=
								Note 9	Time	1 MHz	4 MHz	8 MHz	16 MHz	24 MHz
0	0	0	0	0	Low	fclk/64	2 fad	19 fad	1344/fcLK	Setting	Setting	Setting	84 <i>μ</i> s	56 <i>μ</i> s
					voltage			(number		prohibited	prohibited	prohibited		
0	0	1			1	fclk/32		of	672/fclk			84 <i>μ</i> s	42 <i>μ</i> s	28 <i>μ</i> s
0	1	0				fclk/16		sampling	336/fcLK		84 <i>μ</i> s	42 <i>μ</i> s	21 <i>μ</i> s	14 <i>μ</i> s
0	1	1				fclk/8		clock	168/fclk		42 <i>μ</i> s	21 <i>μ</i> s	10.5 <i>μ</i> s	7 <i>μ</i> s
								cycles:			Note 8		Note 7	
1	0	0				fclk/6		7 fad)	126/f cLк		31.25 <i>μ</i> s Note 8	15.75 <i>μ</i> s Note 7	7.875 <i>μ</i> s Note 7	5.25 <i>μ</i> s
1	0	1				fclk/5			105/fcLK	105 <i>μ</i> s	26.25 μs Note 8	13.125 <i>μ</i> s Note 7	6.5625 <i>μ</i> s Note 7	4.375 <i>μ</i> s
1	1	0				fclk/4			84/fclk	84 <i>μ</i> s	21 <i>μ</i> S Note 8	10.5 <i>μ</i> S Note 7	5.25 μs Note 7	3.5 <i>μ</i> S Note 6
1	1	1				fclk/2			42/f cLK	42 μs Note 8	10.5 <i>μ</i> s Note 7	5.25 <i>μ</i> S Note 7	2.625 <i>μ</i> s Note 6	Setting prohibited
0	0	0	0	1	Low	fclk/64	2 fad	17 fad	1216/fcLK	Setting	Setting	Setting	76 <i>μ</i> s	50.6667 <i>μ</i> s
					voltage			(number		prohibited	prohibited	prohibited		
0	0	1			2	fclk/32		of	608/fcLK			76 <i>μ</i> s	38 <i>μ</i> s	25.3333 <i>μ</i> s
0	1	0				fclk/16		sampling	304/fclk		76 <i>μ</i> s	38 <i>μ</i> s	19 <i>μ</i> s	12.6667 <i>μ</i> s
0	1	1				fclk/8		clock	152/fclk		38 <i>μ</i> s	19 <i>μ</i> s	9.5 <i>μ</i> s	6.3333 <i>μ</i> s
								cycles:			Note 8		Note 7	
1	0	0				fclk/6		5 fad)	114/ f cLк		28.5 <i>μ</i> s Note 8	14.25 <i>μ</i> s Note 7	7.125 <i>μ</i> s Note7	4.75 <i>μ</i> s
1	0	1				fclk/5			96/f _{CLK}	96 <i>μ</i> s	23.75 <i>μ</i> s Note 8	12 <i>μ</i> s Note 7	5.938 <i>μ</i> s Note 7	4.0 <i>μ</i> s
1	1	0				fclk/4			76/fcLK	76 <i>μ</i> s	19 <i>μ</i> s Note 8	9.5 <i>μ</i> S Note 7	4.75 <i>μ</i> S Note 7	3.1667 <i>μ</i> s Note 6
1	1	1				fclk/2			38/fclk	38 μs Note 8	9.5 <i>μ</i> s Note 7	4.75 μs Note 7	2.375 μs Note 6	Setting prohibited

Notes 1. This mode is prohibited when using the temperature sensor

- 2. For the second and subsequent conversion in sequential conversion mode, the conversion start time and stabilization wait time for A/D power supply do not occur after a hardware trigger is detected (see **Table 12-3** (2/4)).
- 3. $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$
- **4.** $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$
- **5.** $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$
- **6.** Setting prohibited when $V_{DD} < 3.6 \text{ V}$.
- 7. Setting prohibited when V_{DD}< 2.7 V.
- **8.** Setting prohibited when $V_{DD} < 1.8 \text{ V}$.
- **9.** These are the numbers of clock cycles when conversion is with 10-bit resolution. When eight-bit resolution is selected, the values are shorter by two cycles of the conversion clock (fAD).
- Cautions 1. The A/D conversion time must also be within the relevant range of conversion times (tconv) described in 30.6.1 A/D converter characteristics or 31.6.1 A/D converter characteristics.
 - 2. When rewriting the FR2 to FR0, LV1, and LV0 bits to other than the same data, make sure that conversion has stopped (ADCS = 0, ADCE = 0).

- 3. The above conversion time does not include conversion state time. Conversion state time add in the first conversion. Select conversion time, taking clock frequency errors into consideration.
- 4. When hardware trigger wait mode, specify the conversion time, including the stabilization wait time from the hardware trigger detection.

Figure 11-5. A/D Converter Sampling and A/D Conversion Timing (Example for Software Trigger Mode)



11.3.3 A/D converter mode register 1 (ADM1)

This register is used to specify the A/D conversion trigger, conversion mode, and hardware trigger signal.

The ADM1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 11-6. Format of A/D Converter Mode Register 1 (ADM1)

Address: FFF32H After reset: 00H Symbol 6 5 2 0 3 1 ADM1 ADTMD0 **ADSCM** 0 0 ADTRS1 ADTRS0 ADTMD1

ADTMD1	ADTMD0	Selection of the A/D conversion trigger mode						
0	×	Software trigger mode						
1	0	Hardware trigger no-wait mode						
1	1	Hardware trigger wait mode						

ADSCM	Specification of the A/D conversion mode
0	Sequential conversion mode
1	One-shot conversion mode

ADTRS1	ADTRS0	Selection of the hardware trigger signal
0	0	End of timer channel 1 count or capture interrupt signal (INTTM01)
0	1	Setting prohibited
1	0	Real-time clock interrupt signal (INTRTC)
1	1	12-bit interval timer interrupt signal (INTIT)

Cautions 1. Rewrite the value of the ADM1 register while conversion is stopped (ADCS = 0, ADCE = 0).

2. To complete A/D conversion, specify at least the following time as the hardware trigger interval:

Hardware trigger no wait mode: 2 fclk clock + conversion start time + A/D

conversion time

Hardware trigger wait mode: 2 fclκ clock + conversion start time + A/D power

supply stabilization wait time + A/D conversion time

3. In modes other than SNOOZE mode, input of the next INTRTC or INTIT will not be recognized as a valid hardware trigger for up to four fclk cycles after the first INTRTC or INTIT is input.

Remarks 1. x: don't care

11.3.4 A/D converter mode register 2 (ADM2)

This register is used to select the + side or - side reference voltage of the A/D converter, check the upper limit and lower limit A/D conversion result values, select the resolution, and specify whether to use the SNOOZE mode.

The ADM2 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 11-7. Format of A/D Converter Mode Register 2 (ADM2) (1/2)

Address: F0010H After reset: 00H R/W Symbol 5 <0> 6 4 <3> <2> ADM2 ADREFP1 ADREFP0 **ADREFM** 0 **ADRCK** AWC 0 **ADTYP**

ADREFP1	ADREFP0	Selection of the + side reference voltage source of the A/D converter
0	0	Supplied from VDD
0	1	Supplied from P20/AV _{REFP} /ANI0
1	0	Supplied from the internal reference voltage (1.45 V) Note
1	1	Setting prohibited

- When ADREFP1 or ADREFP0 bit is rewritten, this must be configured in accordance with the following procedures.
 - (1) Set ADCE = 0
 - (2) Change the values of ADREFP1 and ADREFP0
- (3) Stabilization wait time (A)
- (4) Set ADCE = 1
- (5) Stabilization wait time (B)

When ADREFP1 and ADREFP0 are set to 1 and 0, the setting is changed to A = 5 μ s, B = 1 μ s.

When ADREFP1 and ADREFP0 are set to 0 and 0 or 0 and 1, A needs no wait and B = 1 μ s.

 When ADREFP1 and ADREFP0 are set to 1 and 0, respectively, A/D conversion cannot be performed on the temperature sensor output and internal reference voltage.

Be sure to perform A/D conversion while ADISS = 0.

ADREFM	Selection of the – side reference voltage source of the A/D converter						
0	Supplied from Vss						
1	Supplied from P21/AVREFM/ANI1						

ADRCK	Checking the upper limit and lower limit conversion result values							
0	The interrupt signal (INTAD) is output when the ADLL register ≤ the ADCR register ≤ the ADUL register (AREA 1).							
1	The interrupt signal (INTAD) is output when the ADCR register < the ADLL register (AREA 2) or the ADUL register < the ADCR register (AREA 3).							
Figure 11-8 sh	Figure 11-8 shows the generation range of the interrupt signal (INTAD) for <area 1=""/> to <area 3=""/> .							

Note This setting can be used only in HS (high-speed main) mode.

Cautions 1. Rewrite the value of the ADM2 register while conversion is stopped (ADCS = 0, ADCE = 0).

- 2. Do not set the ADREFP1 bit to 1 when shifting to STOP mode, or to HALT mode while the CPU is operating on the subsystem clock. Also, if the ADREFP1 bit is set to 1, the temperature sensor operating current (IADREF) indicated in 30.3.2 Supply current characteristics or 31.3.2 Supply current characteristics will be added to the current consumption when shifting to HALT mode while the CPU is operating on the main system clock.
- 3. When using AVREFP and AVREFM, specify ANIO and ANI1 as the analog input channels and specify input mode by using the port mode register.



Figure 11-7. Format of A/D Converter Mode Register 2 (ADM2) (2/2)

Address	: F0010H Af	ter reset: 00H	R/W								
Symbol	7	6	5	4	<3>	<2>	1	<0>			
ADM2	ADREFP1	ADREFP0	ADREFM	0	ADRCK	AWC	0	ADTYP			

AWC	Specification of the SNOOZE mode						
0	o not use the SNOOZE mode function.						
1	Use the SNOOZE mode function.						

When there is a hardware trigger signal in the STOP mode, the STOP mode is exited, and A/D conversion is performed without operating the CPU (the SNOOZE mode).

- The SNOOZE mode function can only be specified when the high-speed on-chip oscillator clock is selected for the CPU/peripheral hardware clock (fclk). If any other clock is selected, specifying this mode is prohibited.
- Using the SNOOZE mode function in the software trigger mode or hardware trigger no-wait mode is prohibited.
- Using the SNOOZE mode function in the sequential conversion mode is prohibited.
- When using the SNOOZE mode function, specify a hardware trigger interval of at least "shift time to SNOOZE mode Note + conversion start time + A/D power supply stabilization wait time + A/D conversion time +2 fclk clock"
- Even when using SNOOZE mode, be sure to set the AWC bit to 0 in normal operation mode and change it to 1 just before shifting to STOP mode.


Also, be sure to change the AWC bit to 0 after returning from STOP mode to normal operation mode. If the AWC bit is left set to 1, A/D conversion will not start normally in spite of the subsequent SNOOZE or normal operation mode.

ADTYP	Selection of the A/D conversion resolution
0	10-bit resolution
1	8-bit resolution

Note Refer to "Transition time from STOP mode to SNOOZE mode" in 19.3.3 SNOOZE mode.

Caution Only rewrite the value of the ADM2 register while conversion operation is stopped (which is indicated by the ADCS bit of A/D converter mode register 0 (ADM0) being 0).

Figure 11-8. ADRCK Bit Interrupt Signal Generation Range



Remark If INTAD does not occur, the A/D conversion result is not stored in the ADCR or ADCRH register.

11.3.5 10-bit A/D conversion result register (ADCR)


This register is a 16-bit register that stores the A/D conversion result. The lower 6 bits are fixed to 0. Each time A/D conversion ends, the conversion result is loaded from the successive approximation register (SAR). The higher 8 bits of the conversion result are stored in FFF1FH and the lower 2 bits are stored in the higher 2 bits of FFF1EH Note.

The ADCR register can be read by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Note If the A/D conversion result is outside the range specified by using the A/D conversion comparison function (the value specified by the ADRCK bit of the ADM2 register and ADUL/ADLL registers; see Figure 11-8), the result is not stored.

Figure 11-9. Format of 10-bit A/D Conversion Result Register (ADCR)



- Cautions 1. When writing to the A/D converter mode register 0 (ADM0), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of the ADCR register may become undefined. Read the conversion result following conversion completion before writing to the ADM0, ADS, and ADPC registers. Using timing other than the above may cause an incorrect conversion result to be read.
 - 2. When 8-bit resolution A/D conversion is selected (when the ADTYP bit of A/D converter mode register 2 (ADM2) is 1) and the ADCR register is read, 0 is read from the lower two bits (ADCR1 and ADCR0).
 - 3. When the ADCR register is accessed in 16-bit units, the higher 10 bits of the conversion result are read in order starting at bit 15.


11.3.6 8-bit A/D conversion result register (ADCRH)

This register is an 8-bit register that stores the A/D conversion result. The higher 8 bits of 10-bit resolution are stored Note. The ADCRH register can be read by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Note If the A/D conversion result is outside the range specified by using the A/D conversion comparison function (the value specified by the ADRCK bit of the ADM2 register and ADUL/ADLL registers; see **Figure 11-8**), the result is not stored.

Figure 11-10. Format of 8-bit A/D Conversion Result Register (ADCRH)



Caution When writing to the A/D converter mode register 0 (ADM0), analog input channel specification register (ADS), and A/D port configuration register (ADPC), the contents of the ADCRH register may become undefined. Read the conversion result following conversion completion before writing to the ADM0, ADS, and ADPC registers. Using timing other than the above may cause an incorrect conversion result to be read.

11.3.7 Analog input channel specification register (ADS)

This register specifies the input channel of the analog voltage to be A/D converted.

The ADS register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 11-11. Format of Analog Input Channel Specification Register (ADS)

Address: FFF31H		After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
ADS	ADISS	0	0	ADS4	ADS3	ADS2	ADS1	ADS0

ADISS	ADS4	ADS3	ADS2	ADS1	ADS0	Analog input channel	Input source
0	0	0	0	0	0	ANI0	P20/ANI0/AVREFP pin
0	0	0	0	0	1	ANI1	P21/ANI1/AVREFM pin
0	1	0	0	0	0	ANI16	P41/ANI16 pin
0	1	0	0	0	1	ANI17	P120/ANI17 pin
0	1	0	0	1	0	ANI18	P13/ANI18 pin
0	1	0	0	1	1	ANI19	P14/ANI19 pin
0	1	0	1	0	0	ANI20	P142/ANI20 pin
0	1	0	1	0	1	ANI21	P143/ANI21 pin
0	1	0	1	1	0	ANI22	P144/ANI22 pin
0	1	0	1	1	1	ANI23	P145/ANI23 pin
1	0	0	0	0	0	_	Temperature sensor output
1	0	0	0	0	1	-	Internal reference voltage output (1.45 V) Note
	Other than the above						ited

Note Can only be used in HS (high-speed main) mode.

Cautions 1. Be sure to clear bits 5 and 6 to 0.

- 2. Set a channel to be set the analog input by ADPC and PMC registers in the input mode by using port mode registers 1, 2, 4, 12, and 14 (PM1, PM2, PM4, PM12, PM14).
- 3. Do not set the pin that is set by the A/D port configuration register (ADPC) as digital I/O by the ADS register.
- 4. Do not set the pin that is set by port mode control register 1, 4, 12, or 14 (PMC1, PMC4, PMC12, PMC14) as digital I/O by the ADS register.
- 5. Rewrite the value of the ADISS bit while conversion is stopped (ADCS = 0, ADCE = 0).
- 6. If using AVREFP as the + side reference voltage source of the A/D converter, do not select ANI0 as an A/D conversion channel.
- 7. If using AVREFM as the side reference voltage source of the A/D converter, do not select ANI1 as an A/D conversion channel.
- If ADISS is set to 1, the internal reference voltage (1.45 V) cannot be used for the + side reference voltage source. After the ADISS bit is set to 1, the initial conversion result cannot be used.

For the setting flow, see 11.7.4 Setup when temperature sensor output/internal reference voltage output is selected (example for software trigger mode and one-shot conversion mode).



Cautions 9. Do not set the ADISS bit to 1 when shifting to STOP mode, or to HALT mode while the CPU is operating on the subsystem clock. Also, if the ADREFP1 bit is set to 1, the A/D converter reference voltage current (IADREF) indicated in 30.3.2 Supply current characteristics or 31.3.2 Supply current characteristics will be added to the current consumption when shifting to HALT mode while the CPU is operating on the main system clock.

11.3.8 Conversion result comparison upper limit setting register (ADUL)

This register is used to specify the setting for checking the upper limit of the A/D conversion results.

The A/D conversion results and ADUL register value are compared, and interrupt signal (INTAD) generation is controlled in the range specified for the ADRCK bit of A/D converter mode register 2 (ADM2) (shown in **Figure 11-8**).

The ADUL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

Caution When 10-bit resolution A/D conversion is selected, the higher eight bits of the 10-bit A/D conversion result register (ADCR) are compared with the ADUL register.

Figure 11-12. Format of Conversion Result Comparison Upper Limit Setting Register (ADUL)

Address: F0011H After reset: FFH R/W								
Symbol	7	6	5	4	3	2	1	0
ADUL	ADUL7	ADUL6	ADUL5	ADUL4	ADUL3	ADUL2	ADUL1	ADUL0

11.3.9 Conversion result comparison lower limit setting register (ADLL)

This register is used to specify the setting for checking the lower limit of the A/D conversion results.

The A/D conversion results and ADLL register value are compared, and interrupt signal (INTAD) generation is controlled in the range specified for the ADRCK bit of A/D converter mode register 2 (ADM2) (shown in **Figure 11-8**).

The ADLL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 11-13. Format of Conversion Result Comparison Lower Limit Setting Register (ADLL)

Address: F0012H After reset: 00H R/W								
Symbol	7	6	5	4	3	2	1	0
ADLL	ADLL7	ADLL6	ADLL5	ADLL4	ADLL3	ADLL2	ADLL1	ADLL0

- Cautions 1. When 10-bit resolution A/D conversion is selected, the higher eight bits of the 10-bit A/D conversion result register (ADCR) are compared with the ADLL register.
 - Only write new values to the ADUL and ADLL registers while conversion is stopped (ADCS = 0, ADCE = 0).
 - 3. The setting of the ADUL registers must be greater than that of the ADLL register.

11.3.10 A/D test register (ADTES)

This register is used to select the + side reference voltage or - side reference voltage for the converter, an analog input channel (ANIxx), the temperature sensor output voltage, or the internal reference voltage (1.45 V) as the target for A/D conversion.

When using this register to test the converter, set as follows.

- For zero-scale measurement, select the side reference voltage as the target for conversion.
- For full-scale measurement, select the + side reference voltage as the target for conversion.

The ADTES register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 11-14. Format of A/D Test Register (ADTES)

 Address: F0013H After reset: 00H R/W

 Symbol
 7
 6
 5
 4
 3
 2
 1
 0

 ADTES
 0
 0
 0
 0
 0
 ADTES1
 ADTES0

ADTES1	ADTES0	A/D conversion target				
0	0	ANIxx/temperature sensor output voltage Note/internal reference voltage (1.45 V)Note (This is specified using the analog input channel specification register (ADS).)				
1	0	The - side reference voltage (selected by the ADREFM bit of the ADM2 register)				
1	1	ne + side reference voltage (selected by the ADREFP1 or ADREFP0 bit of the ADM2 gister)				
Other than the above		Setting prohibited				

Note The temperature sensor output voltage and internal reference voltage (1.45 V) can be selected only in the HS (high-speed main) mode.

11.3.11 Registers controlling port function of analog input pins

Set up the registers for controlling the functions of the ports shared with the analog input pins of the A/D converter (port mode registers (PMxx), port mode control registers (PMCxx), and A/D port configuration register (ADPC)). For details, see 4.3.1 Port mode registers (PMxx), 4.3.6 Port mode control registers (PMCxx), and 4.3.7 A/D port configuration register (ADPC).

When using the ANI0 and ANI1 pins for analog input of the A/D converter, set the port mode register (PMxx) bit corresponding to each port to 1 and select analog input through the A/D port configuration register (ADPC).

When using the ANI16 to ANI23 pins for analog input of the A/D converter, set the port mode register (PMxx) bit and port mode control register (PMCxx) bit corresponding to each port to 1.

11.4 A/D Converter Conversion Operations

The A/D converter conversion operations are described below.

- <1> The voltage input to the selected analog input channel is sampled by the sample & hold circuit.
- <2> When sampling has been done for a certain time, the sample & hold circuit is placed in the hold state and the sampled voltage is held until the A/D conversion operation has ended.
- <3> Bit 9 of the successive approximation register (SAR) is set. The series resistor string voltage tap is set to (1/2) AVREF by the tap selector.
- <4> The voltage difference between the series resistor string voltage tap and sampled voltage is compared by the voltage comparator. If the analog input is greater than (1/2) AVREF, the MSB bit of the SAR register remains set to 1. If the analog input is smaller than (1/2) AVREF, the MSB bit is reset to 0.
- <5> Next, bit 8 of the SAR register is automatically set to 1, and the operation proceeds to the next comparison. The series resistor string voltage tap is selected according to the preset value of bit 9, as described below.
 - Bit 9 = 1: (3/4) AVREF
 - Bit 9 = 0: (1/4) AVREF

The voltage tap and sampled voltage are compared and bit 8 of the SAR register is manipulated as follows.

- Sampled voltage ≥ Voltage tap: Bit 8 = 1
- Sampled voltage < Voltage tap: Bit 8 = 0
- <6> Comparison is continued in this way up to bit 0 of the SAR register.
- <7> Upon completion of the comparison of 10 bits, an effective digital result value remains in the SAR register, and the result value is transferred to the A/D conversion result register (ADCR, ADCRH) and then latched Note 1.
 At the same time, the A/D conversion end interrupt request (INTAD) can also be generated Note 1.
- <8> Repeat steps <1> to <7>, until the ADCS bit is cleared to 0 Note 2.
 To stop the A/D converter, clear the ADCS bit to 0.
- **Notes 1.** If the A/D conversion result is outside the A/D conversion result range specified by the ADRCK bit and the ADUL and ADLL registers (see **Figure 11-8**), the A/D conversion result interrupt request signal is not generated and no A/D conversion results are stored in the ADCR and ADCRH registers.
 - 2. While in the sequential conversion mode, the ADCS flag is not automatically cleared to 0. This flag is not automatically cleared to 0 while in the one-shot conversion mode of the hardware trigger no-wait mode, either. Instead, 1 is retained.
- Remarks 1. Two types of the A/D conversion result registers are available.
 - ADCR register (16 bits): Store 10-bit A/D conversion value
 - ADCRH register (8 bits): Store 8-bit A/D conversion value
 - 2. AVREF: The + side reference voltage of the A/D converter. This can be selected from AVREFP, the internal reference voltage (1.45 V), and VDD.




Figure 11-15. Conversion Operation of A/D Converter (Software Trigger Mode)

In one-shot conversion mode, the ADCS bit is automatically cleared to 0 after completion of A/D conversion.

In sequential conversion mode, A/D conversion operations proceed continuously until the software clears bit 7 (ADCS) of the A/D converter mode register 0 (ADM0) to 0.

Writing to the analog input channel specification register (ADS) during A/D conversion interrupts the current conversion after which A/D conversion of the analog input specified by the ADS register proceeds. Data from the A/D conversion that was in progress are discarded.

Reset signal generation clears the A/D conversion result register (ADCR, ADCRH) to 0000H or 00H.

11.5 Input Voltage and Conversion Results

The relationship between the analog input voltage input to the analog input pins (ANI0, ANI1, ANI16 to ANI23) and the theoretical A/D conversion result (stored in the 10-bit A/D conversion result register (ADCR)) is shown by the following expression.

SAR = INT
$$\left(\frac{V_{AIN}}{AV_{REF}} \times 1024 + 0.5\right)$$

ADCR = SAR × 64

O

$$(\frac{ADCR}{64} - 0.5) \times \frac{AV_{REF}}{1024} \le V_{AIN} < (\frac{ADCR}{64} + 0.5) \times \frac{AV_{REF}}{1024}$$

where, INT(): Function which returns integer part of value in parentheses


Vain: Analog input voltage AVREF pin voltage

ADCR: A/D conversion result register (ADCR) value

SAR: Successive approximation register

Figure 11-16 shows the relationship between the analog input voltage and the A/D conversion result.

Figure 11-16. Relationship Between Analog Input Voltage and A/D Conversion Result



A/D conversion result

Input voltage/AVREF

Remark AVREF: The + side reference voltage of the A/D converter. This can be selected from AVREFP, the internal reference voltage (1.45 V), and VDD.

11.6 A/D Converter Operation Modes

The operation of each A/D converter mode is described below. In addition, the procedure for specifying each mode is described in 11.7 A/D Converter Setup Flowchart.

11.6.1 Software trigger mode (sequential conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1.0 μ s), the ADCS bit of the ADM0 register is set to 1 to perform the A/D conversion of the analog input specified by the analog input channel specification register (ADS).
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion ends, the next A/D conversion immediately starts.
- <4> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <5> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <6> Even if a hardware trigger is input during conversion operation, A/D conversion does not start.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status.
- <8> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status.
 When ADCE = 0, specifying 1 for ADCS is ignored and A/D conversion does not start.

<1> ADCE is set to 1. ADCE is cleared to 0. <8> ADCS is cleared to ADCE ADCS is overwritten A hardware trigger <2> ADCS is set to 1 while in the <6> with 1 during A/D is generated 0 during A/D The trigger is not The trigger is not acknowledged conversion standby status. conversion operation (and ignored) conversion operation. ADCS acknowledged ADS is rewritten during <5> A/D conversion operation (from ANI0 to ANI1). Data 0 Data 1 (ANI1) ADS (ANIO) Conversion is <3> <3>A/D conversion <3> ends and the next | <3> <3> Conversion i interrupted. interrupted and restarts A/D Conversion Stop Data 0 Data 0 Data 0 Data 0 Data 0 Data 1 (ANI1) Data 1 (ANI1) Data 1 (ANI1 Stop conversion (ANIO) (ANIO) (ANIO) standby status ADCR. Data 0 Data 0 Data 0 Data 1 (ANI1) Data 1 (ANI1 INTAD

Figure 11-17. Example of Software Trigger Mode (Sequential Conversion Mode) Operation Timing

11.6.2 Software trigger mode (one-shot conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1.0 μ s), the ADCS bit of the ADM0 register is set to 1 to perform the A/D conversion of the analog input specified by the analog input channel specification register (ADS).
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated.
- <4> After A/D conversion ends, the ADCS bit is automatically cleared to 0, and the system enters the A/D conversion standby status.
- <5> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status.
- <8> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status. When ADCE = 0, specifying 1 for ADCS is ignored and A/D conversion does not start. In addition, A/D conversion does not start even if a hardware trigger is input while in the A/D conversion standby status.




Figure 11-18. Example of Software Trigger Mode (One-Shot Conversion Mode) Operation Timing

11.6.3 Hardware trigger no-wait mode (sequential conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1.0 μ s), the ADCS bit of the ADM0 register is set to 1 to place the system in the hardware trigger standby status (and conversion does not start at this stage). Note that, while in this status, A/D conversion does not start even if ADCS is set to 1.
- <3> If a hardware trigger is input while ADCS = 1, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS).
- <4> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion ends, the next A/D conversion immediately starts.
- <5> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <8> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status. However, the A/D converter does not stop in this status.
- <9> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status.
 When ADCS = 0, inputting a hardware trigger is ignored and A/D conversion does not start.




Figure 11-19. Example of Hardware Trigger No-Wait Mode (Sequential Conversion Mode) Operation Timing

11.6.4 Hardware trigger no-wait mode (one-shot conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the A/D conversion standby status.
- <2> After the software counts up to the stabilization wait time (1.0 μ s), the ADCS bit of the ADM0 register is set to 1 to place the system in the hardware trigger standby status (and conversion does not start at this stage). Note that, while in this status, A/D conversion does not start even if ADCS is set to 1.
- <3> If a hardware trigger is input while ADCS = 1, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS).
- <4> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated.
- <5> After A/D conversion ends, the ADCS bit remains set to 1, and the system enters the A/D conversion standby status.
- <6> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <7> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <8> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <9> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the system enters the A/D conversion standby status. However, the A/D converter does not stop in this status.
- <10> When ADCE is cleared to 0 while in the A/D conversion standby status, the A/D converter enters the stop status. When ADCS = 0, inputting a hardware trigger is ignored and A/D conversion does not start.




Figure 11-20. Example of Hardware Trigger No-Wait Mode (One-Shot Conversion Mode) Operation Timing

11.6.5 Hardware trigger wait mode (sequential conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the hardware trigger standby status.
- <2> If a hardware trigger is input while in the hardware trigger standby status, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS). The ADCS bit of the ADMO register is automatically set to 1 according to the hardware trigger input.
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion ends, the next A/D conversion immediately starts. (At this time, no hardware trigger is necessary.)
- <4> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <5> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <6> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, the system enters the hardware trigger standby status, and the A/D converter enters the stop status. When ADCE = 0, inputting a hardware trigger is ignored and A/D conversion does not start.




Figure 11-21. Example of Hardware Trigger Wait Mode (Sequential Conversion Mode) Operation Timing

11.6.6 Hardware trigger wait mode (one-shot conversion mode)

- <1> In the stop status, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the system enters the hardware trigger standby status.
- <2> If a hardware trigger is input while in the hardware trigger standby status, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS). The ADCS bit of the ADMO register is automatically set to 1 according to the hardware trigger input.
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result register (ADCR, ADCRH), and the A/D conversion end interrupt request signal (INTAD) is generated.
- <4> After A/D conversion ends, the ADCS bit is automatically cleared to 0, and the A/D converter enters the stop status.
- <5> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is initialized.
- <8> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, the system enters the hardware trigger standby status, and the A/D converter enters the stop status. When ADCE = 0, inputting a hardware trigger is ignored and A/D conversion does not start.

<1> ADCE is set to 1. ADCE <5> A hardware trigger is <2>A hardware trigger <2> Trigger onversion operation Hardware trigger >ADCS is overwritten, with 1 during A/D conversion operation. <8>ADCS is cleared The trigger is not acknowledged. ritten<4> <4> <4> to 0 during A/D conversion ends conversion ADCS operation. Data 0 (ANI0) Data 1 (ANI1) ADS A/D conversion ends. Conversion is Conversion is interrupted \ Conversion Conversion i interrupted. interrupted and restarts and restarts and restarts A/D Data 0 (ANI0) Stop status Data 0 Data 0 Stop Data 0 status (ANI0) Data 1 (ANI1) Data 1 (ANI1) Data 1 (ANI1) Data 1 (ANI1) Stop status Stop status conversion (ANIO) (ANIO) status ADCR Data 0 (ANI0) Data 0 (ANI0) Data 1 (ANI1) Data 1 (ANI1) INTAD


Figure 11-22. Example of Hardware Trigger Wait Mode (One-Shot Conversion Mode) Operation Timing

11.7 A/D Converter Setup Flowchart

The A/D converter setup flowchart in each operation mode is described below.

11.7.1 Setting up software trigger mode


Figure 11-23. Setting up Software Trigger Mode



Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR, ADCRH registers.

11.7.2 Setting up hardware trigger no-wait mode


Figure 11-24. Setting up Hardware Trigger No-Wait Mode



Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR, ADCRH registers.

11.7.3 Setting up hardware trigger wait mode


Figure 11-25. Setting up Hardware Trigger Wait Mode



Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR, ADCRH registers.

11.7.4 Setup when temperature sensor output/internal reference voltage output is selected (example for software trigger mode and one-shot conversion mode)

Figure 11-26. Setup when temperature sensor output/internal reference voltage output is selected




Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR, ADCRH registers.

Caution This setting can be used only in HS (high-speed main) mode.

11.7.5 Setting up test mode

Figure 11-27. Setting up Test Trigger Mode



Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCR, ADCRH registers.

Caution For the procedure for testing the A/D converter, see 22.3.8 A/D test function.

11.8 SNOOZE Mode Function

In the SNOOZE mode, A/D conversion is triggered by inputting a hardware trigger in the STOP mode. Normally, A/D conversion is stopped while in the STOP mode, but, by using the SNOOZE mode, A/D conversion can be performed without operating the CPU by inputting a hardware trigger. This is effective for reducing the operation current.


If the A/D conversion result range is specified using the ADUL and ADLL registers, A/D conversion results can be judged at a certain interval of time in SNOOZE mode. Using this function enables power supply voltage monitoring and input key judgment based on A/D inputs.

In the SNOOZE mode, only the following two conversion modes can be used:

• Hardware trigger wait mode (one-shot conversion mode)

Caution That the SNOOZE mode can only be specified when the high-speed on-chip oscillator clock is selected for fclk.

Figure 11-28. Block Diagram When Using SNOOZE Mode Function



When using the SNOOZE mode function, the initial setting of each register is specified before switching to the STOP mode. (For details about these settings, see **11.7.3 Setting up hardware trigger wait mode**^{Note 2}.) Just before move to STOP mode, bit 2 (AWC) of A/D converter mode register 2 (ADM2) is set to 1. After the initial settings are specified, bit 0 (ADCE) of A/D converter mode register 0 (ADM0) is set to 1.

If a hardware trigger is input after switching to the STOP mode, the high-speed on-chip oscillator clock is supplied to the A/D converter. After supplying this clock, the system automatically counts up to the A/D power supply stabilization wait time, and then A/D conversion starts.

The SNOOZE mode operation after A/D conversion ends differs depending on whether an interrupt signal is generated Note 1.

- **Notes 1.** Depending on the setting of the A/D conversion result comparison function (ADRCK bit, ADUL/ADLL register), there is a possibility of no interrupt signal being generated.
 - 2. Be sure to set the ADM1 register to E2H or E3H.

Remark The hardware trigger is INTRTC and INTIT.

Specify the hardware trigger by using the A/D Converter Mode Register 1 (ADM1).

(1) If an interrupt is generated after A/D conversion ends

If the A/D conversion result value is inside the range of values specified by the A/D conversion result comparison function (which is set up by using the ADRCK bit and ADUL/ADLL register), the A/D conversion end interrupt request signal (INTAD) is generated.

When A/D conversion ends and an A/D conversion end interrupt request signal (INTAD) is generated, the A/D converter returns to normal operation mode from SNOOZE mode. At this time, be sure to clear bit 2 (AWC = 0: SNOOZE mode release) of the A/D converter mode register 2 (ADM2). If the AWC bit is left set to 1, A/D conversion will not start normally in the subsequent SNOOZE or normal operation mode.




Figure 11-29. Operation Example When Interrupt Is Generated After A/D Conversion Ends

(2) If no interrupt is generated after A/D conversion ends

If the A/D conversion result value is outside the range of values specified by the A/D conversion result comparison function (which is set up by using the ADRCK bit and ADUL/ADLL register), the A/D conversion end interrupt request signal (INTAD) is not generated.

If the A/D conversion end interrupt request signal (INTAD) is not generated after A/D conversion ends, the clock request signal (an internal signal) is automatically set to the low level, and supplying the high-speed on-chip oscillator clock stops. If a hardware trigger is input later, A/D conversion work is again performed in the SNOOZE mode.




Figure 11-30. Operation Example When No Interrupt Is Generated After A/D Conversion Ends

(3) Operation when A/D conversion is interrupted or resumed

If A/D conversion is interrupted (by clearing bit 7 (ADCS) of A/D converter mode register 0 (ADM0) to 0), the clock request signal (an internal signal) is set to the low level, and supplying the high-speed on-chip oscillator clock stops. When another hardware trigger is input, the clock request signal is set to the high level, supplying the high-speed on-chip oscillator clock resumes, and A/D conversion starts in the SNOOZE mode.




Figure 11-31. Example of Operation When A/D Conversion Is Interrupted or Resumed




Figure 11-32. Flowchart for Setting up SNOOZE Mode

Notes 1. If the A/D conversion end interrupt request signal (INTAD) is not generated by setting ADRCK bit and ADUL/ADLL register, the result is not stored in the ADCR and ADCRH registers.

The system enters the STOP mode again. If a hardware trigger is input later, A/D conversion operation is again performed in the SNOOZE mode.

2. If the AWC bit is left set to 1, A/D conversion will not start normally in spite of the subsequent SNOOZE or normal operation mode. Be sure to clear the AWC bit to 0.

11.9 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

(1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range).

1LSB is as follows when the resolution is 10 bits.

$$1LSB = 1/2^{10} = 1/1024$$

= 0.098%FSR

Accuracy has no relation to resolution, but is determined by overall error.

(2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value.

Zero-scale error, full-scale error, integral linearity error, and differential linearity errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.

(3) Quantization error

When analog values are converted to digital values, a $\pm 1/2$ LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of $\pm 1/2$ LSB is converted to the same digital code, so a quantization error cannot be avoided. Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.

Figure 11-33. Overall Error





Figure 11-34. Quantization Error



(4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2LSB) when the digital output changes from 0......000 to 0......001.

If the actual measurement value is greater than the theoretical value, it shows the difference between the actual measurement value of the analog input voltage and the theoretical value (3/2LSB) when the digital output changes from 0.....01 to 0.....010.

(5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (Full-scale – 3/2LSB) when the digital output changes from 1......110 to 1......111.

(6) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.

(7) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.

Figure 11-35. Zero-Scale Error




Figure 11-37. Integral Linearity Error




Figure 11-36. Full-Scale Error





Figure 11-38. Differential Linearity Error




(8) Conversion time

This expresses the time from the start of sampling to when the digital output is obtained.

The sampling time is included in the conversion time in the characteristics table.

(9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.



11.10 Cautions for A/D Converter

(1) Operating current in STOP mode

Shift to STOP mode after stopping the A/D converter (by setting bit 7 (ADCS) of A/D converter mode register 0 (ADM0) to 0). The operating current can be reduced by setting bit 0 (ADCE) of the ADM0 register to 0 at the same time.

To restart from the standby status, clear bit 0 (ADIF) of interrupt request flag register 1H (IF1H) to 0 and start operation.

(2) Input range of ANIO, ANI1 and ANI16 to ANI23 pins

Observe the rated range of the ANI0, ANI1 and ANI16 to ANI23 pins input voltage. If a voltage exceeding V_{DD} and AV_{REFP} or below V_{SS} and AV_{REFM} (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.

When internal reference voltage (1.45 V) is selected as the reference voltage source for the + side of the A/D converter, do not input voltage exceeding internal reference voltage (1.45 V) to a pin selected by the ADS register. However, it is no problem that a pin not selected by the ADS register is input voltage exceeding the internal reference voltage (1.45 V).

Caution Internal reference voltage (1.45 V) can be used only in HS (high-speed main) mode.

(3) Conflicting operations

- <1> Conflict between the A/D conversion result register (ADCR, ADCRH) write and the ADCR or ADCRH register read by instruction upon the end of conversion
 - The ADCR or ADCRH register read has priority. After the read operation, the new conversion result is written to the ADCR or ADCRH registers.
- <2> Conflict between the ADCR or ADCRH register write and the A/D converter mode register 0 (ADM0) write, the analog input channel specification register (ADS), or A/D port configuration register (ADPC) write upon the end of conversion
 - The ADM0, ADS, or ADPC registers write has priority. The ADCR or ADCRH register write is not performed, nor is the conversion end interrupt signal (INTAD) generated.

(4) Noise countermeasures

To maintain the 10-bit resolution, attention must be paid to noise input to the AVREFP, VDD, ANIO, ANIO and ANIO to ANIO pins.

- <1> Connect a capacitor with a low equivalent resistance and a good frequency response to the power supply.
- <2> The higher the output impedance of the analog input source, the greater the influence. To reduce the noise, connecting an external capacitor as shown in Figure 11-39 is recommended.
- <3> Do not switch these pins with other pins during conversion.
- <4> The accuracy is improved if the HALT mode is set immediately after the start of conversion.






Figure 11-39. Analog Input Pin Connection

(5) Analog input (ANIn) pins

- <1> The analog input pins (ANI0 and ANI1) are also used as input port pins (P20 and P21). When A/D conversion is performed with any of the ANI0 and ANI1 pins selected, do not change to output value P20 and P21 while conversion is in progress; otherwise the conversion resolution may be degraded.
- <2> If a pin adjacent to a pin that is being A/D converted is used as a digital I/O port pin, the A/D conversion result might differ from the expected value due to a coupling noise. Be sure to avoid the input or output of digital signals and signals with similarly sharp transitions during conversion.

(6) Input impedance of analog input (ANIn) pins

This A/D converter charges a sampling capacitor for sampling during sampling time.

Therefore, only a leakage current flows when sampling is not in progress, and a current that charges the capacitor flows during sampling. Consequently, the input impedance fluctuates depending on whether sampling is in progress, and on the other states.

To make sure that sampling is effective, however, we recommend using the converter with analog input sources that have output impedances no greater than 1 k Ω . If a source has a higher output impedance, lengthen the sampling time or connect a larger capacitor (with a value of about 0.1 μ F) to the pin from among ANI0, ANI1, and ANI16 to ANI23 to which the source is connected (see **Figure 11-39**). The sampling capacitor may be being charged while the setting of the ADCS bit is 0 and immediately after sampling is restarted and so is not defined at these times. Accordingly, the state of conversion is undefined after charging starts in the next round of conversion after the value of the ADCS bit has been 1 or when conversion is repeated. Thus, to secure full charging regardless of the size of fluctuations in the analog signal, ensure that the output impedances of the sources of analog inputs are low or secure sufficient time for the completion of conversion.

(7) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed.

Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF flag for the pre-change analog input may be set just before the ADS register rewrite. Caution is therefore required since, at this time, when ADIF flag is read immediately after the ADS register rewrite, ADIF flag is set despite the fact A/D conversion for the post-change analog input has not ended.

When A/D conversion is stopped and then resumed, clear ADIF flag before the A/D conversion operation is resumed.




Figure 11-40. Timing of A/D Conversion End Interrupt Request Generation

(8) Conversion results just after A/D conversion start

In software trigger mode and hardware trigger no-wait mode, if the ADCE bit is set to 1 and then the ADCS bit is set to 1 before 1.0 μ s elapses, the A/D conversion value immediately after A/D conversion starts might not satisfy the ratings. In this case, take measures such as polling the A/D conversion end interrupt request signal (INTAD) and discarding the first conversion result.

(9) A/D conversion result register (ADCR, ADCRH) read operation

When a write operation is performed to A/D converter mode register 0 (ADM0), analog input channel specification register (ADS), A/D port configuration register (ADPC), and port mode control register (PMC), the contents of the ADCR and ADCRH registers may become undefined. Read the conversion result following conversion completion before writing to the ADM0, ADS, ADPC, or PMC register. Using a timing other than the above may cause an incorrect conversion result to be read.

(10) Internal equivalent circuit

The equivalent circuit of the analog input block is shown below.

Figure 11-41. Internal Equivalent Circuit of ANIn Pin




Table 11-4. Resistance and Capacitance Values of Equivalent Circuit (Reference Values)

AVREFP, VDD	ANIn Pins	R1 [kΩ]	C1 [pF]	C2 [pF]
3.6 V ≤ V _{DD} ≤ 5.5 V	ANI0 and ANI1	14	8	2.5
	ANI16 to ANI23	18	8	7.0
2.7 V ≤ V _{DD} ≤ 3.6 V	ANI0 and ANI1	39	8	2.5
	ANI16 to ANI23	53	8	7.0
1.8 V ≤ V _{DD} ≤ 2.7 V	ANI0 and ANI1	231	8	2.5
	ANI16 to ANI23	321	8	7.0
1.6 V ≤ V _{DD} < 2.7 V	ANI0 and ANI1	632	8	2.5
	ANI16 to ANI23	902	8	7.0

Caution The A/D converter's internal voltage cannot be used in SNOOZE mode.

Remark The resistance and capacitance values shown in Table 11-4 are not guaranteed values.

(11) Starting the A/D converter

Start the A/D converter after the AVREFP and V_{DD} voltages stabilize.

CHAPTER 12 SERIAL ARRAY UNIT

Serial array unit has two serial channels. Each channel can achieve Simplified SPI (CSI^{Note}), and UART. Function assignment of each channel supported by the RL78/L12 is as shown below.

Note Although the CSI function is generally called SPI, it is also called CSI in this product, so it is referred to as such in this manual.

Channel	Used as Simplified SPI (CSI)	Used as UART
0	CSI00	UART0 (supporting LIN-bus)
1	CSI01	

12.1 Functions of Serial Array Unit

Each serial interface supported by the RL78/L12 has the following features.

12.1.1 Simplified SPI (CSI00, CSI01)

Data is transmitted or received in synchronization with the serial clock (SCK) output from the master channel. Simplified SPI communication is clocked communication performed by using three communication lines: one for the serial clock (SCK), one for transmitting serial data (SO), one for receiving serial data (SI).

For details about the settings, see 12.5 Operation of Simplified SPI (CSI00, CSI01) Communication.

[Data transmission/reception]

- Data length of 7 or 8 bits
- · Phase control of transmit/receive data
- MSB/LSB first selectable

[Clock control]

- · Master/slave selection
- · Phase control of I/O clock
- · Setting of transfer period by prescaler and internal counter of each channel
- · Maximum transfer rate

During master communication (CSI00): Max. fmck/2 Notes 1, 2

During master communication (other than CSI00): Max. fmck/4 Note 2

During slave communication: Max. fmck/6 Note 2

[Interrupt function]

• Transfer end interrupt/buffer empty interrupt

[Error detection flag]

• Overrun error

In addition, CSI00 supports the SNOOZE mode. When SCK input is detected while in the STOP mode, the SNOOZE mode makes data reception that does not require the CPU possible.

Notes 1. In master communication (CSI00), maximum transfer rate become fmck/2 when the following conditions.

- $2.7 \text{ V} \leq \text{EV}_{DD} = \text{V}_{DD} \leq 5.5 \text{ V}$
- fмск ≤ 12 MHz

Other cases, maximum transfer rate become fmck/4.

2. Use the clocks within a range satisfying the SCK cycle time (tκcy) characteristics (see CHAPTER 30 ELECTRICAL SPECIFICATIONS (A, G: T_A = -40 to +85°C) and CHAPTER 31 ELECTRICAL SPECIFICATIONS (G: T_A = -40 to +105°C)).

12.1.2 UART (UART0)

This is a start-stop synchronization function using two lines: serial data transmission (TxD) and serial data reception (RxD) lines. By using these two communication lines, each data frame, which consist of a start bit, data, parity bit, and stop bit, is transferred asynchronously (using the internal baud rate) between the microcontroller and the other communication party. Full-duplex UART communication can be performed by using a channel dedicated to transmission (even-numbered channel) and a channel dedicated to reception (odd-numbered channel). The LIN-bus can be implemented by using timer array unit with an external interrupt (INTP0).

For details about the settings, see 12.6 Operation of UART (UART0) Communication.

[Data transmission/reception]

- Data length of 7, 8, or 9 bits
- · Select the MSB/LSB first
- · Level setting of transmit/receive data and select of reverse
- · Parity bit appending and parity check functions
- Stop bit appending

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt
- · Error interrupt in case of framing error, parity error, or overrun error

[Error detection flag]

• Framing error, parity error, or overrun error

In addition, UART0 supports the SNOOZE mode. When RxD input is detected while in the STOP mode, the SNOOZE mode makes data reception that does not require the CPU possible.

The LIN-bus is accepted in UART0 (0 and 1 channels).

[LIN-bus functions]

- Wakeup signal detection
- Break field (BF) detection
- · Sync field measurement, baud rate calculation

Using the external interrupt (INTP0) and timer array unit

12.2 Configuration of Serial Array Unit

The serial array unit includes the following hardware.

Table 12-1. Configuration of Serial Array Unit

Item	Configuration
Shift register	9 bits
Buffer register	Lower 9 bits of serial data register mn (SDRmn) ^{Note}
Serial clock I/O	SCK00, SCK01 pins (for Simplified SPI)
Serial data input	SI00, SI01 pins (for Simplified SPI), RxD0 pin (for UART supporting LIN-bus)
Serial data output	SO00, SO01 pins (for Simplified SPI), TxD0 pin (for UART supporting LIN-bus), output controller
Control registers	<registers block="" of="" setting="" unit=""> Peripheral enable register 0 (PER0) Serial clock select register m (SPSm) Serial channel enable status register m (SEm) Serial channel start register m (SSm) Serial channel stop register m (STm) Serial output enable register m (SOEm) Serial output register m (SOm) Serial output level register m (SOLm) Serial standby control register m (SSCm) Input switch control register (ISC) Noise filter enable register 0 (NFEN0) </registers>
	<registers channel="" each="" of=""> Serial data register mn (SDRmn) Serial mode register mn (SMRmn) Serial communication operation setting register mn (SCRmn) Serial status register mn (SSRmn) Serial flag clear trigger register mn (SIRmn) Port input mode register 1 (PIM1) Port output mode register 1 (POM1) LCD port function registers 0, 3 (PFSEG0, PFSEG3) Port mode register 1 (PM1) Port register 1 (PM1) Port register 1 (P1)</registers>

Note The lower 8 bits of serial data register mn (SDRmn) can be read or written as the following SFR, depending on the communication mode.

- CSIp communication ... SIOp (CSIp data register)
- UARTq reception ... RXDq (UARTq receive data register)
- UARTq transmission ... TXDq (UARTq transmit data register)

Remark m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), q: UART number (q = 0)

Figure 12-1 shows the block diagram of the serial array unit.




Figure 12-1. Block Diagram of Serial Array Unit

12.2.1 Shift register

This is a 9-bit register that converts parallel data into serial data or vice versa.


In case of the UART communication of nine bits of data, nine bits (bits 0 to 8) are used.

During reception, it converts data input to the serial pin into parallel data.

When data is transmitted, the value set to this register is output as serial data from the serial output pin.

The shift register cannot be directly manipulated by program.

To read or write the shift register, use the lower 9 bits of serial data register mn (SDRmn).



12.2.2 Lower 9 bits of the serial data register mn (SDRmn)

The SDRmn register is the transmit/receive data register (16 bits) of channel n. Bits 8 to 0 (lower 9 bits) function as a transmit/receive buffer register, and bits 15 to 9 are used as a register that sets the division ratio of the operation clock (fmck).

When data is received, parallel data converted by the shift register is stored in the lower 9 bits. When data is to be transmitted, set transmit to be transferred to the shift register to the lower 9 bits.

The data stored in the lower 9 bits of this register is as follows, depending on the setting of bits 0 and 1 (DLSmn0, DLSmn1) of serial communication operation setting register mn (SCRmn), regardless of the output sequence of the data.

- 7-bit data length (stored in bits 0 to 6 of SDRmn register)
- 8-bit data length (stored in bits 0 to 7 of SDRmn register)
- 9-bit data length (stored in bits 0 to 8 of SDRmn register) (settable in UART0 mode only)

The SDRmn register can be read or written in 16-bit units.

The lower 8 bits of the SDRmn register can be read or written as the following SFR, depending on the communication mode.

- CSIp communication ... SIOp (CSIp data register)
- UARTq reception ... RXDq (UARTq receive data register)
- UARTq transmission ... TXDq (UARTq transmit data register)

Reset signal generation clears the SDRmn register to 0000H.

Note When operation is stopped (SEmn = 0), do not rewrite SDRmn[7:0] by an 8-bit memory manipulation instruction (SDRmn[15:9] are all cleared to 0).

Remarks 1. After data is received, "0" is stored in bits 0 to 8 in bit portions that exceed the data length.

2. m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01),q: UART number (q = 0)

Address: FFF10H, FFF11H (SDR00), FFF12H, FFF13H (SDR01) After reset: 0000H R/W FFF11H (SDR00) FFF10H (SDR00) 7 15 10 9 8 6 3 2 14 13 12 11 SDRmn Shift register

Figure 12-2. Format of Serial Data Register mn (SDRmn) (mn = 00, 01)

Remark For the function of the higher 7 bits of the SDRmn register, see 12.3 Registers Controlling Serial Array Unit.

12.3 Registers Controlling Serial Array Unit

Serial array unit is controlled by the following registers.

- Peripheral enable register 0 (PER0)
- Serial clock select register m (SPSm)
- Serial mode register mn (SMRmn)
- Serial communication operation setting register mn (SCRmn)
- Serial data register mn (SDRmn)
- Serial flag clear trigger register mn (SIRmn)
- Serial status register mn (SSRmn)
- Serial channel start register m (SSm)
- Serial channel stop register m (STm)
- Serial channel enable status register m (SEm)
- Serial output enable register m (SOEm)
- Serial output level register m (SOLm)
- Serial output register m (SOm)
- Serial standby control register m (SSCm)
- Input switch control register (ISC)
- Noise filter enable register 0 (NFEN0)
- Port input mode register 1 (PIM1)
- Port output mode register 1 (POM1)
- LCD port function registers 0, 3 (PFSEG0, PFSEG3)
- Port mode register 1 (PM1)
- Port registers 1 (P1)

12.3.1 Peripheral enable register 0 (PER0)

PER0 is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When serial array unit is used, be sure to set bit 2 (SAU0EN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the PER0 register to 00H.

Figure 12-3. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H R/W <7> <5> Symbol 6 <4> 3 <2> <0> 1 PER0 **RTCEN** 0 **ADCEN** IICA0EN 0 SAU0EN 0 TAU0EN

SAU0EN	Control of serial array unit input clock supply
0	Stops supply of input clock. SFR used by serial array unit cannot be written. Serial array unit is in the reset status.
1	Enables input clock supply. • SFR used by serial array unit can be read/written.

- Cautions 1. When setting serial array unit, be sure to first set the following registers with the SAU0EN bit set to 1. If SAU0EN = 0, control registers of serial array unit m become default values and writing to them is ignored (except for the input switch control register (ISC), noise filter enable register 0 (NFEN0), port input mode register 1 (PIM1), port output mode register 1 (POM1), LCD port function registers 0, 3 (PFSEG0, PFSEG3), port mode register 1 (PM1), and port register 1 (P1)).
 - Serial clock select register m (SPSm)
 - Serial mode register mn (SMRmn)
 - Serial communication operation setting register mn (SCRmn)
 - Serial data register mn (SDRmn)
 - Serial flag clear trigger register mn (SIRmn)
 - Serial status register mn (SSRmn)
 - Serial channel start register m (SSm)
 - Serial channel stop register m (STm)
 - Serial channel enable status register m (SEm)
 - Serial output enable register m (SOEm)

Serial standby control register m (SSCm)

- Serial output level register m (SOLm)
- Serial output register m (SOm)
- 2. Be sure to clear bits 1, 3, 6 to "0".

12.3.2 Serial clock select register m (SPSm)

The SPSm register is a 16-bit register that is used to select two types of operation clocks (CKm0, CKm1) that are commonly supplied to each channel. CKm1 is selected by bits 7 to 4 of the SPSm register, and CKm0 is selected by bits 3 to 0.

Rewriting the SPSm register is prohibited when the register is in operation (when SEmn = 1).

The SPSm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SPSm register can be set with an 8-bit memory manipulation instruction with SPSmL.

Reset signal generation clears the SPSm register to 0000H.

Figure 12-4. Format of Serial Clock Select Register m (SPSm)

Address: F0126H, F0127H After reset: 0000H R/W 3 0 Symbol 13 12 9 7 6 5 4 2 1 15 11 10 PRS PRS PRS PRS PRS PRS PRS PRS SPSm 0 0 0 0 0 0 0 0 m10 m03 m02 m01 m00 m13 m12 m11

PRS	PRS	PRS	PRS	Section of operation clock (CKmk) Note 1								
mk3	mk2	mk1	mk0		fclk = 2 MHz	fclk = 5 MHz	fclk = 10 MHz	fclk = 20 MHz	fclk = 24 MHz			
0	0	0	0	fclk	2 MHz	5 MHz	10 MHz	20 MHz	24 MHz			
0	0	0	1	fclk/2	1 MHz	2.5 MHz	5 MHz	10 MHz	12 MHz			
0	0	1	0	fclk/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz	6 MHz			
0	0	1	1	fclk/23	250 kHz	625 kHz	1.25 MHz	2.5 MHz	3 MHz			
0	1	0	0	fclk/24	125 kHz	313 kHz	625 kHz	1.25 MHz	1.5 MHz			
0	1	0	1	fcьк/2 ⁵	62.5 kHz	156 kHz	313 kHz	625 kHz	750 kHz			
0	1	1	0	fськ/2 ⁶	31.3 kHz	78.1 kHz	156 kHz	313 kHz	375 kHz			
0	1	1	1	fclk/27	15.6 kHz	39.1 kHz	78.1 kHz	156 kHz	187.5 kHz			
1	0	0	0	fcьк/2 ⁸	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz	93.8 kHz			
1	0	0	1	fcьк/2 ⁹	3.91 kHz	9.77 kHz	19.5 kHz	39.1 kHz	46.9 kHz			
1	0	1	0	fcьк/2 ¹⁰	1.95 kHz	4.88 kHz	9.77 kHz	19.5 kHz	23.4 kHz			
1	0	1	1	fcьк/2 ¹¹	977 Hz	2.44 kHz	4.88 kHz	9.77 kHz	11.7 kHz			
1	1	0	0	fcьк/2 ¹²	488 Hz	1.22 kHz	2.44 kHz	4.88 kHz	5.86 kHz			
1	1	0	1	fcьк/2 ¹³	244 Hz	610 Hz	1.22 kHz	2.44 kHz	2.93 kHz			
1	1	1	0	fclk/2 ¹⁴	122 Hz	305 Hz	610 Hz	1.22 kHz	1.46 kHz			
1	1	1	1	fcьк/2 ¹⁵	61 Hz	153 kHz	305 Hz	610 Hz	732 Hz			

Note When changing the clock selected for fcLK (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

Caution Be sure to clear bits 15 to 8 to "0".

Remarks 1. fclk: CPU/peripheral hardware clock frequency fsub: Subsystem clock frequency

- **2.** m: Unit number (m = 0)
- **3.** k = 0, 1

12.3.3 Serial mode register mn (SMRmn)

The SMRmn register is a register that sets an operation mode of channel n. It is also used to select an operation clock (fMCK), specify whether the serial clock (fSCK) may be input or not, set a start trigger, an operation mode (Simplified SPI (CSI), or UART), and an interrupt source. This register is also used to invert the level of the receive data only in the UART mode.

Rewriting the SMRmn register is prohibited when the register is in operation (when SEmn = 1). However, the MDmn0 bit can be rewritten during operation.

The SMRmn register can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets the SMRmn register to 0020H.

Figure 12-5. Format of Serial Mode Register mn (SMRmn) (1/2)

Address: F0110H, F0111H (SMR00), F0112H, F0113H (SMR01) After reset: 0020H R/W 5 0 Symbol 15 13 12 10 8 6 4 3 14 11 9 2 1 CKS ccs MD SMRmn 0 0 0 0 0 STS 0 SIS 0 0 MD mn^{Note} mn mn mn0 mn1 mn0 Note

CKS mn	Selection of operation clock (fмск) of channel n						
0	Operation clock CKm0 set by the SPSm register						
1	Operation clock CKm1 set by the SPSm register						
Opera	Operation clock (fmck) is used by the edge detector. In addition, depending on the setting of the CCSmn bit and the						

Operation clock (fмcк) is used by the edge detector. In addition, depending on the setting of the CCSmn bit and the higher 7 bits of the SDRmn register, a transfer clock (fтськ) is generated.

ccs	Selection of transfer clock (fтськ) of channel n						
mn							
0	Divided operation clock fmck specified by the CKSmn bit						
1	Clock input fsck from the SCKp pin (slave transfer in simplified SPI (CSI) mode)						
	Transfer clock frclk is used for the shift register, communication controller, output controller, interrupt controller, and error controller. When CCSmn = 0, the division ratio of operation clock (fmck) is set by the higher 7 bits of the						

STS	Selection of start trigger source					
mn						
0	Only software trigger is valid (selected for simplified SPI (CSI) and UART transmission).					
1	Valid edge of the RxDq pin (selected for UART reception)					
Transf	Transfer is started when the above source is satisfied after 1 is set to the SSm register.					

Note The SMR01 register only.

SDRmn register.

Caution Be sure to clear bits 13 to 6, and 4 to 2 for the SMR00 register, or bits 13 to 9, 7, 4 to 2 for the SMR01 register to "0". And be sure to set bit 5 to "1".

Remark m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), q: UART number (q = 0)

Figure 12-5. Format of Serial Mode Register mn (SMRmn) (2/2)

Address: F0110H, F0111H (SMR00), F0112H, F0113H (SMR01) After reset: 0020H R/W

Symbol SMRmn

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CKS	ccs	0	0	0	0	0	STS	0	SIS	1	0	0	0	MD	MD
mn	mn						mn ^{Note}		mn0					mn1	mn0
									Note						

SIS mn0	Controls inversion of level of receive data of channel n in UART mode
0	Falling edge is detected as the start bit. The input communication data is captured as is.
1	Rising edge is detected as the start bit. The input communication data is inverted and captured.

MD mn1	Setting of operation mode of channel n
0	Simplified SPI (CSI) mode
1	UART mode

MD mn0	Selection of interrupt source of channel n				
0	Transfer end interrupt				
1	Buffer empty interrupt				
	(Occurs when data is transferred from the SDRmn register to the shift register.)				
	For successive transmission, the next transmit data is written by setting the MDmn0 bit to 1 when SDRmn data has run out.				

Note The SMR01 register only.

Caution Be sure to clear bits 13 to 6, and 4 to 2 for the SMR00 register, or bits 13 to 9, 7, 4 to 2 for the SMR01 register to "0". And be sure to set bit 5 to "1".

Remark m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), q: UART number (q = 0)

12.3.4 Serial communication operation setting register mn (SCRmn)

The SCRmn register is a communication operation setting register of channel n. It is used to set a data transmission/reception mode, phase of data and clock, whether an error signal is to be masked or not, parity bit, start bit, stop bit, and data length.

Rewriting the SCRmn register is prohibited when the register is in operation (when SEmn = 1).

The SCRmn register can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets the SCRmn register to 0087H.

Figure 12-6. Format of Serial Communication Operation Setting Register mn (SCRmn) (1/2)

Address: F0118H, F0119H (SCR00), F011AH, F011BH (SCR01) After reset: 0087H R/W 0 Symbol 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 SCRmn TXE **RXE** DAP CKP EOC PTC PTC DIR SLC SLC 1 DLS DLS mn mn1 mn0 mn1 mn0 mn1 mn0 mn mn mn mn mn Note 1

TXE	RXE	Setting of operation mode of channel n
mn	mn	
0	0	Disable communication.
0	1	Reception only
1	0	Transmission only
1	1	Transmission/reception

DAP	CKP	Selection of data and clock phase in simplified SPI (CSI) mode	Туре
mn	mn		
0	0	SCKp JJJJJJJJJ	1
		SOp XD7 XD6 XD5 XD4 XD3 XD2 XD1 XD0	
		SIp input timing	
0	1	SCKp	2
		SOp \(\text{D7\text{D6\text{D5\text{D4\text{D3\text{D2\text{D1\text{D0}}}}}	
		SIp input timing	
1	0	SCKp	3
		SOp \(\textstyle \D7 \textstyle \D6 \textstyle \D5 \textstyle \D3 \textstyle \D2 \textstyle \D1 \textstyle \D0	
		SIp input timing	
1	1	SCKp	4
		SOp XD7 XD6 XD5 XD4 XD3 XD2 XD1 XD0	
		SIp input timing	
Be sur	re to set	t DAPmn, CKPmn = 0, 0 in the UART mode.	

EOC	Selection of masking of error interrupt signal (INTSREx (x = 0 to 3))							
mn								
0	Masks error interrupt INTSREx (INTSRx is not masked).							
1	Enables generation of error interrupt INTSREx (INTSRx is masked if an error occurs).							
Set E0	Set EOCmn = 0 in the simplified SPI (CSI) mode, and during UART transmission Note 2.							

Notes 1. The SCR00 register only.

2. When using CSIp not with EOCmn = 0, error interrupt INTSREn may be generated.

Caution Be sure to clear the following bits to "0".

SCR00: bits 11, 6, 3 SCR01: bits 11, 6, 5, 3 Be sure to set bit 2 to "1".

Remark m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01)

Figure 12-6. Format of Serial Communication Operation Setting Register mn (SCRmn) (2/2)

Address: F0118H, F0119H (SCR00), F011AH, F011BH (SCR01) After reset: 0087H R/W

Symbol SCRmn

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
TXE	RXE	DAP	CKP	0	EOC	PTC	PTC	DIR	0	SLC	SLC	0	1	DLS	DLS
mn	mn	mn	mn		mn	mn1	mn0	mn		mn1	mn0			mn1	mn0
										Note 1					

PTC	PTC	Setting of parity bit in UART mode							
mn1	mn0	Transmission	Reception						
0	0	Does not output the parity bit.	Receives without parity						
0	1	Outputs 0 parity Note 2.	No parity judgment						
1	0	Outputs even parity.	Judged as even parity.						
1	1	Outputs odd parity. Judges as odd parity.							
Be sui	Be sure to set PTCmn1, PTCmn0 = 0, 0 in the simplified SPI (CSI) mode.								

DIR	Selection of data transfer sequence in simplified SPI (CSI) and UART modes								
mn									
0	Inputs/outputs data with MSB first.								
1	Inputs/outputs data with LSB first.								

SLC mn1	SLC mn0	Setting of stop bit in UART mode
Note 1		
0	0	No stop bit
0	1	Stop bit length = 1 bit
1	0	Stop bit length = 2 bits (mn = 00, 02, 10, 12 only)
1	1	Setting prohibited

When the transfer end interrupt is selected, the interrupt is generated when all stop bits have been completely transferred.

Set 1 bit (SLCmn1, SLCmn0 = 0, 1) during UART reception.

Set no stop bit (SLCmn1, SLCmn0 = 0, 0) in the simplified SPI (CSI) mode.

DLS	DLS	Setting of data length in simplified SPI (CSI) and UART modes
mn1	mn0	
0	1	9-bit data length (stored in bits 0 to 8 of the SDRmn register) (settable in UART0 mode only)
1	0	7-bit data length (stored in bits 0 to 6 of the SDRmn register)
1	1	8-bit data length (stored in bits 0 to 7 of the SDRmn register)
Other than above		Setting prohibited

Notes 1. The SCR00 register only.

2. 0 is always added regardless of the data contents.

Caution Be sure to clear the following bits to "0".

SCR00: bits 11, 6, 3 SCR01: bits 11, 6, 5, 3 Be sure to set bit 2 to "1".

Remark m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01)

SDRmn

12.3.5 Higher 7 bits of the serial data register mn (SDRmn)

The SDRmn register is the transmit/receive data register (16 bits) of channel n. Bits 8 to 0 (lower 9 bits) function as a transmit/receive buffer register, and bits 15 to 9 (higher 7 bits) are used as a register that sets the division ratio of the operation clock (fmck).

If the CCSmn bit of serial mode register mn (SMRmn) is cleared to 0, the clock set by dividing the operating clock by bits 15 to 9 (higher 7 bits) of the SDRmn register is used as the transfer clock.

The lower 9 bits of the SDRmn register function as a transmit/receive buffer register. During reception, the parallel data converted by the shift register is stored in the lower 9 bits, and during transmission, the data to be transmitted to the shift register is set to the lower 9 bits.

If the CCSmn bit of serial mode register mn (SMRmn) is set to 1, set bits 15 to 9 (higher 7 bits) of SDR00, SDR01, SDR10, and SDR11 to 0000000B. The input clock fsck (slave transfer in simplified SPI (CSI) mode) from the SCKp pin is used as the transfer clock.

The lower 8/9 bits of the SDRmn register function as a transmit/receive buffer register. During reception, the parallel data converted by the shift register is stored in the lower 8/9 bits, and during transmission, the data to be transmitted to the shift register is set to the lower 8/9 bits.

The SDRmn register can be read or written in 16-bit units.

However, the higher 7 bits can be written or read only when the operation is stopped (SEmn = 0). During operation (SEmn = 1), a value is written only to the lower 9 bits of the SDRmn register. When the SDRmn register is read during operation, 0 is always read.

Reset signal generation clears the SDRmn register to 0000H.

Address: FFF10H, FFF11H (SDR00), FFF12H, FFF13H (SDR01) After reset: 0000H FFF11H (SDR00) FFF10H (SDR00) Symbol 15 14 13 12 11 10 9 8 6 3 2 0

Figure 12-7. Format of Serial Data Register mn (SDRmn)

		SD	Rmn[15	5:9]			Transfer clock setting by dividing the operating clock (fмск)
0	0	0	0	0	0	0	fмcк/2
0	0	0	0	0	0	1	fmck/4
0	0	0	0	0	1	0	fmck/6
0	0	0	0	0	1	1	fmck/8
•	•	•	•	•		•	•
•	•	•	•	•	•	•	•
•	•	•	•	•	•	•	•
1	1	1	1	1	1	0	fmck/254
1	1	1	1	1	1	1	fmck/256

Cautions 1. Setting SDRmn[15:9] = (0000000B, 0000001B) is prohibited when UART0 is used.

- 2. When operation is stopped (SEmn = 0), do not rewrite SDRmn[7:0] by an 8-bit memory manipulation instruction (SDRmn[15:9] are all cleared to 0).
- Remarks 1. For the function of the lower 9 bits of the SDRmn register, see 12.2 Configuration of Serial Array
 - 2. m: Unit number (m = 0), n: Channel number (n = 0, 1)

12.3.6 Serial flag clear trigger register mn (SIRmn)

The SIRmn register is a trigger register that is used to clear each error flag of channel n.

When each bit (FECTmn, PECTmn, OVCTmn) of this register is set to 1, the corresponding bit (FEFmn, PEFmn, OVFmn) of serial status register mn is cleared to 0. Because the SIRmn register is a trigger register, it is cleared immediately when the corresponding bit of the SSRmn register is cleared.

The SIRmn register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SIRmn register can be set with an 8-bit memory manipulation instruction with SIRmnL.

Reset signal generation clears the SIRmn register to 0000H.

Figure 12-8. Format of Serial Flag Clear Trigger Register mn (SIRmn)

R/W Address: F0108H, F0109H (SIR00), F010AH, F010BH (SIR01) After reset: 0000H 0 Symbol 13 12 5 3 15 11 PEC OVC SIRmn 0 0 0 0 0 0 0 0 0 0 0 0 **FECT** mn^{Note} Tmn Tmn

FEC Tmn	Clear trigger of framing error flag of channel n
0	Not cleared
1	Clears the FEFmn bit of the SSRmn register to 0.

PEC	Clear trigger of parity error flag of channel n				
Tmn					
0	Not cleared				
1	Clears the PEFmn bit of the SSRmn register to 0.				

OVC	Clear trigger of overrun error flag of channel n
Tmn	
0	Not cleared
1	Clears the OVFmn bit of the SSRmn register to 0.

Note The SIR01 register only.

Caution Be sure to clear bits 15 to 3 (or bits 15 to 2 for the SIR00 register) to "0".

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 1)

2. When the SIRmn register is read, 0000H is always read.

12.3.7 Serial status register mn (SSRmn)

The SSRmn register is a register that indicates the communication status and error occurrence status of channel n. The errors indicated by this register are a framing error, parity error, and overrun error.

The SSRmn register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the SSRmn register can be set with an 8-bit memory manipulation instruction with SSRmnL.

Reset signal generation clears the SSRmn register to 0000H.

Figure 12-9. Format of Serial Status Register mn (SSRmn) (1/2)

Address: F0100H, F0101H (SSR00), F0102H, F0103H (SSR01) After reset: 0000H R 5 0 Symbol 15 13 12 10 8 6 11 3 SSRmn 0 0 TSF BFF 0 FEF PEF OVF 0 0 0 0 0 mn^{Not} mn mn mn mn

TSF	Communication status indication flag of channel n						
mn							
0	Communication is stopped or suspended.						
1	Communication is in progress.						

<Clear conditions>

- The STmn bit of the STm register is set to 1 (communication is stopped) or the SSmn bit of the SSm register is set to 1 (communication is suspended).
- Communication ends.
- <Set condition>
- · Communication starts.

BFF	Buffer register status indication flag of channel n					
mn						
0	Valid data is not stored in the SDRmn register.					
1	Valid data is stored in the SDRmn register.					

<Clear conditions>

- Transferring transmit data from the SDRmn register to the shift register ends during transmission.
- Reading receive data from the SDRmn register ends during reception.
- The STmn bit of the STm register is set to 1 (communication is stopped) or the SSmn bit of the SSm register is set to 1 (communication is enabled).

<Set conditions>

- Transmit data is written to the SDRmn register while the TXEmn bit of the SCRmn register is set to 1 (transmission or transmission and reception mode in each communication mode).
- Receive data is stored in the SDRmn register while the RXEmn bit of the SCRmn register is set to 1 (reception or transmission and reception mode in each communication mode).
- A reception error occurs.

Note The SSR01 register only.

- Cautions 1. If data is written to the SDRmn register when BFFmn = 1, the transmit/receive data stored in the register is discarded and an overrun error (OVFmn = 1) is detected.
 - 2. When the simplified SPI (CSI) is handling reception in the SNOOZE mode (SWCm = 1), the BFFmn flag will not change.



Figure 12-9. Format of Serial Status Register mn (SSRmn) (2/2)

Address: F0100H, F0101H (SSR00), F0102H, F0103H (SSR01) After reset: 0000H

Symbol SSRmn

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I	0	0	0	0	0	0	0	0	0	TSF	BFF	0	0	FEF	PEF	OVF
										mn	mn			mn ^{Note}	mn	mn

FEF mn ^{Note}	Framing error detection flag of channel n						
0	No error occurs.						
1	An error occurs (during UART reception).						
∠Closs	«Clear condition»						

• 1 is written to the FECTmn bit of the SIRmn register.

• A stop bit is not detected when UART reception ends.

PEF	Parity error detection flag of channel n									
mn										
0	No error occurs.									
1	Parity error occurs (during UART reception).									
<clea< td=""><td colspan="7">Clear condition></td></clea<>	Clear condition>									

• 1 is written to the PECTmn bit of the SIRmn register.

<Set condition>

• The parity of the transmit data and the parity bit do not match when UART reception ends (parity error).

OVF	Overrun error detection flag of channel n
mn	
0	No error occurs.
1	An error occurs

<Clear condition>

• 1 is written to the OVCTmn bit of the SIRmn register.

<Set condition>

- Even though receive data is stored in the SDRmn register, that data is not read and transmit data or the next receive data is written while the RXEmn bit of the SCRmn register is set to 1 (reception or transmission and reception mode in each communication mode).
- Transmit data is not ready for slave transmission or transmission and reception in simplified SPI (CSI) mode.

Note The SSR01 register only.

Caution When the simplified SPI (CSI) is handling reception in the SNOOZE mode (SWCm = 1), the OVFmn flag will not change.

12.3.8 Serial channel start register m (SSm)

The SSm register is a trigger register that is used to enable starting communication/count by each channel.

When 1 is written a bit of this register (SSmn), the corresponding bit (SEmn) of serial channel enable status register m (SEm) is set to 1 (Operation is enabled). Because the SSmn bit is a trigger bit, it is cleared immediately when SEmn = 1.

The SSm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SSm register can be set with an 1-bit or 8-bit memory manipulation instruction with SSmL. Reset signal generation clears the SSm register to 0000H.

Figure 12-10. Format of Serial Channel Start Register m (SSm)

Address: F0122H, F0123H After reset: 0000H R/W Symbol 13 15 12 11 10 3 0 SS0 0 0 0 0 0 0 0 0 0 0 0 0 0 SS01 SS00

SSmn	Operation start trigger of channel n
0	No trigger operation
1	Sets the SEmn bit to 1 and enters the communication wait status Note.

Note If set the SSmn = 1 to during a communication operation, will wait status to stop the communication. At this time, holding status value of control register and shift register, SCKmn and SOmn pins, and FEFmn, PEFmn, OVFmn flags.

- Cautions 1. Be sure to clear bits 15 to 2 to "0".
 - 2. For the UART reception, set the RXEmn bit of SCRmn register to 1, and then be sure to set SSmn to 1 after 4 or more fmck clocks have elapsed.
- **Remarks 1.** m: Unit number (m = 0), n: Channel number (n = 0, 1)
 - 2. When the SSm register is read, 0000H is always read.

12.3.9 Serial channel stop register m (STm)

The STm register is a trigger register that is used to enable stopping communication/count by each channel.


When 1 is written a bit of this register (STmn), the corresponding bit (SEmn) of serial channel enable status register m (SEm) is cleared to 0 (operation is stopped). Because the STmn bit is a trigger bit, it is cleared immediately when SEmn = 0.

The STm register can set written by a 16-bit memory manipulation instruction.

The lower 8 bits of the STm register can be set with a 1-bit or 8-bit memory manipulation instruction with STmL.

Reset signal generation clears the STm register to 0000H.

Figure 12-11. Format of Serial Channel Stop Register m (STm)



STmn	Operation stop trigger of channel n
0	No trigger operation
1	Clears the SEmn bit to 0 and stops the communication operation ^{Note} .

Note Holding status value of the control register and shift register, the SCKmn and SOmn pins, and FEFmn, PEFmn, OVFmn flags.

Caution Be sure to clear bits 15 to 2 to "0".

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 1)

2. When the STm register is read, 0000H is always read.

12.3.10 Serial channel enable status register m (SEm)

The SEm register indicates whether data transmission/reception operation of each channel is enabled or stopped.

When 1 is written a bit of serial channel start register m (SSm), the corresponding bit of this register is set to 1. When 1 is written a bit of serial channel stop register m (STm), the corresponding bit is cleared to 0.

Channel n that is enabled to operate cannot rewrite by software the value of the CKOmn bit (serial clock output of channel n) of serial output register m (SOm) to be described below, and a value reflected by a communication operation is output from the serial clock pin.

Channel n that stops operation can set the value of the CKOmn bit of the SOm register by software and output its value from the serial clock pin. In this way, any waveform, such as that of a start condition/stop condition, can be created by software.

The SEm register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the SEm register can be set with a 1-bit or 8-bit memory manipulation instruction with SEmL.

Reset signal generation clears the SEm register to 0000H.

Figure 12-12. Format of Serial Channel Enable Status Register m (SEm)

Address: F0120H, F0121H			After r	eset: 00	H000	R										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SE0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SE01	SE00

SEmn	Indication of operation enable/stop status of channel n
0	Operation stops
1	Operation is enabled.

12.3.11 Serial output enable register m (SOEm)

The SOEm register is a register that is used to enable or stop output of the serial communication operation of each channel.

Channel n that enables serial output cannot rewrite by software the value of the SOmn bit of serial output register m (SOm) to be described below, and a value reflected by a communication operation is output from the serial data output pin.

For channel n, whose serial output is stopped, the SOmn bit value of the SOm register can be set by software, and that value can be output from the serial data output pin. In this way, any waveform of the start condition and stop condition can be created by software.

The SOEm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SOEm register can be set with a 1-bit or 8-bit memory manipulation instruction with SOEmL. Reset signal generation clears the SOEm register to 0000H.

Figure 12-13. Format of Serial Output Enable Register m (SOEm)

Address: F01	After	reset: 0	H000	R/W												
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOE0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOE 01	SOE 00

SOE	Serial output enable/stop of channel n				
mn					
0	Stops output by serial communication operation.				
1	Enables output by serial communication operation.				

Caution Be sure to clear bits 15 to 2 to "0".

12.3.12 Serial output register m (SOm)

The SOm register is a buffer register for serial output of each channel.

The value of the SOmn bit of this register is output from the serial data output pin of channel n.

The value of the CKOmn bit of this register is output from the serial clock output pin of channel n.

The SOmn bit of this register can be rewritten by software only when serial output is disabled (SOEmn = 0). When serial output is enabled (SOEmn = 1), rewriting by software is ignored, and the value of the register can be changed only by a serial communication operation.

The CKOmn bit of this register can be rewritten by software only when the channel operation is stopped (SEmn = 0). While channel operation is enabled (SEmn = 1), rewriting by software is ignored, and the value of the CKOmn bit can be changed only by a serial communication operation.

To use the pin for serial interface as a port function pin, set the corresponding CKOmn and SOmn bits to "1".

The SOm register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears the SOm register to 0F0FH.

Figure 12-14. Format of Serial Output Register m (SOm)

Address: F0128H, F0129H			After reset: 0303H			R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SO0	0	0	0	0	0	0	СКО		0	0	0	0	0	0	so	so
							01	00							01	00

CKO mn	Serial clock output of channel n
0	Serial clock output value is "0".
1	Serial clock output value is "1".

so	Serial data output of channel n
mn	
0	Serial data output value is "0".
1	Serial data output value is "1".

Caution Be sure to clear bits 15 to 10 and 7 to 2 to "0".

12.3.13 Serial output level register m (SOLm)

The SOLm register is a register that is used to set inversion of the data output level of each channel.

This register can be set only in the UART mode. Be sure to set 0 for corresponding bit in the simplified SPI (CSI) mode. Inverting channel n by using this register is reflected on pin output only when serial output is enabled (SOEmn = 1). When serial output is disabled (SOEmn = 0), the value of the SOmn bit is output as is.

Rewriting the SOLm register is prohibited when the register is in operation (when SEmn = 1).

The SOLm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SOLm register can be set with an 8-bit memory manipulation instruction with SOLmL.

Reset signal generation clears the SOLm register to 0000H.

Figure 12-15. Format of Serial Output Level Register m (SOLm)

Address: F01	34H, F()135H	After	reset: 0	H000	R/W										
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOL0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SOL
																00
	SOL			Selec	ts inve	rsion of	the leve	el of the	transm	it data	of chanı	nel n in	UART 1	mode		
	mn															
	0	Comm	unicatio	on data	is outp	ut as is.		•					·			

Caution Be sure to clear bits 15 to 1 to "0".


Communication data is inverted and output.

Remark m: Unit number (m = 0), n: Channel number (n = 0)


Figure 12-16 shows examples in which the level of transmit data is reversed during UART transmission.

Figure 12-16. Examples of Reverse Transmit Data

(a) Non-reverse Output (SOLmn = 0)



(b) Reverse Output (SOLmn = 1)



Remark m: Unit number (m = 0), n: Channel number (n = 0)

12.3.14 Serial standby control register m (SSCm)

The SSCm register is used to control the startup of reception (the SNOOZE mode) while in the STOP mode when receiving CSI00 or UART0 serial data.

The SSCm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SSCm register can be set with an 8-bit memory manipulation instruction with SSCmL.

Reset signal generation clears the SSCm register to 0000H.

Caution The maximum transfer rate in the SNOOZE mode is as follows.

When using CSI00 : Up to 1 MbpsWhen using UART0 : 4800 bps only

Figure 12-17. Format of Serial Standby Control Register m (SSCm)

Address: F01	38H	After re	set: 000	00H F	R/W											
Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSCm	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SS	swc
															ECm	m

SS	Selection of whether to enable or disable the generation of transfer end interrupt							
ECm								
0	Enable the generation of error interrupts (INTSRE0/INTSRE2).							
1	Disable the generation of error interrupts (INTSRE0/INTSRE2).							
	The SSECm bit can be set to 1 or 0 only when both the SWCm and EOCmn bits are set to 1 during UART reception in the SNOOZE mode. In other cases, clear the SSECm bit to 0.							
• Setti	• Setting SSECm, SWCm = 1, 0 is prohibited.							

SWC	Setting of the SNOOZE mode				
m					
0	Do not use the SNOOZE mode function.				
1	Use the SNOOZE mode function.				

- When there is a hardware trigger signal in the STOP mode, the STOP mode is exited, and simplified SPI (CSI) or UART reception is performed without operating the CPU (the SNOOZE mode).
- The SNOOZE mode function can only be specified when the high-speed on-chip oscillator clock is selected for the CPU/peripheral hardware clock (fcLk). If any other clock is selected, specifying this mode is prohibited.
- Even when using SNOOZE mode, be sure to set the SWCm bit to 0 in normal operation mode and change it to 1 just before shifting to STOP mode.

Also, be sure to change the SWCm bit to 0 after returning from STOP mode to normal operation mode.

Caution Setting SSECm, SWCm = 1, 0 is prohibited.

Remark m: Unit number (m = 0)

Figure 12-18. Interrupt in UART Reception Operation in SNOOZE Mode

EOCmn Bit	SSECm Bit	Reception Ended Successfully	Reception Ended in an Error
0	0	INTSRx is generated.	INTSRx is generated.
0	1	INTSRx is generated.	INTSRx is generated.
1	0	INTSRx is generated.	INTSREx is generated.
1	1	INTSRx is generated.	No interrupt is generated.

12.3.15 Input switch control register (ISC)

The ISC1 and ISC0 bits of the ISC register are used to realize a LIN-bus communication operation by UART0 in coordination with an external interrupt and the timer array unit.

When bit 0 is set to 1, the input signal of the serial data input (RxD0) pin is selected as an external interrupt (INTP0) that can be used to detect a wakeup signal.

When bit 1 is set to 1, the input signal of the serial data input (RxD0) pin is selected as a timer input, so that wake up signal can be detected, the low width of the break field, and the pulse width of the sync field can be measured by the timer.

The ISC register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears the ISC register to 00H.

Figure 12-19. Format of Input Switch Control Register (ISC)

Address: F00	73H After re	set: 00H R/	W					
Symbol	7	6	5	4	3	2	1	0
ISC	0	0	0	0	0	0	ISC1	ISC0

ISC1	Switching channel 5 input of timer array unit						
0	52 and 64-pin products:						
	Uses the input signal of the Tl05 pin as a timer input (normal operation).						
	2, 44, 48-pin products:						
	Do not use a timer input signal for channel 5.						
1	Input signal of the RxD0 pin is used as timer input (detects the wakeup signal and measures the low width of the break field and the pulse width of the sync field).						

ISC0	Switching external interrupt (INTP0) input
0	Uses the input signal of the INTP0 pin as an external interrupt (normal operation).
1	Uses the input signal of the RxD0 pin as an external interrupt (wakeup signal detection).

Caution Be sure to clear bits 7 to 2 to "0".

12.3.16 Noise filter enable register 0 (NFEN0)

Address: F0070H After reset: 00H

The NFEN0 register is used to set whether the noise filter can be used for the input signal from the serial data input pin to each channel.

Disable the noise filter of the pin used for simplified SPI (CSI) communication, by clearing the corresponding bit of this register to 0.

Enable the noise filter of the pin used for UART communication, by setting the corresponding bit of this register to 1.

When the noise filter is enabled, CPU/peripheral hardware clock (fclk) is synchronized with 2-clock match detection. When the noise filter is OFF, only synchronization is performed with the CPU/peripheral hardware clock (fмck).

The NFEN0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

R/W

Reset signal generation clears the NFEN0 register to 00H.

Figure 12-20. Format of Noise Filter Enable Register 0 (NFEN0)

Symbol	7	6	5	4	3	2	1	0		
NFEN0	0	0	0	0	0	0	0	SNFEN00		
	SNFEN00	Use of noise filter of RxD0 pin								
	0	Noise filter OF	F .							
	1	Noise filter Of	N							

Caution Be sure to clear bits 7 to 1 to "0".

Clear the SNFEN00 bit to 0 to use the other than RxD0 pin.

Set the SNFEN00 bit to 1 to use the RxD0 pin.

12.3.17 Registers controlling port functions of serial input/output pins

Using the serial array unit requires setting of the registers that control the port functions multiplexed on the target channel (port mode register (PMxx), port register (Pxx), port input mode register (PIMxx), port output mode register (POMxx), port mode control register (PMCxx)).

For details, see 4.3.1 Port mode registers (PMxx), 4.3.2 Port registers (Pxx), 4.3.4 Port input mode register (PIM1), 4.3.5 Port output mode register (POM1), and 4.3.6 Port mode control registers (PMCxx).

Specifically, using a port pin with a multiplexed serial data or serial clock output function (e.g. SO00/TxD0/TOOLTxD/KR0/SEG30) for serial data or serial clock output, requires setting the corresponding bits in the port mode control register (PMCxx) and port mode register (PMxx) to 0, and the corresponding bit in the port register (Pxx) to 1.

When using the port pin in N-ch open-drain output (VDD tolerance/EVDD tolerance) mode, set the corresponding bit in the port output mode register (POMxx) to 1. When connecting an external device operating on a different potential (1.8 V, 2.5 V or 3 V), see 4.4.5 Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers.

Example: When SO00/TxD0/TOOLTxD/KR0/SEG30 is to be used for serial data output

Set the PMC12 bit of port mode control register 1 to 0.

Set the PM12 bit of port mode register 1 to 0.

Set the P12 bit of port register 1 to 1.

Specifically, using a port pin with a multiplexed serial data or serial clock input function (e.g. SI00/RxD0/TOOLRxD/KR1/SEG29) for serial data or serial clock input, requires setting the corresponding bit in the port mode register (PMxx) to 1, and the corresponding bit in the port mode control register (PMCxx) to 0. In this case, the corresponding bit in the port register (Pxx) can be set to 0 or 1.

When the TTL input buffer is selected, set the corresponding bit in the port input mode register (PIMxx) to 1. When connecting an external device operating on a different potential (1.8 V, 2.5 V or 3 V), see **4.4.5** Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers.

Example: When SI00/RxD0/TOOLRxD/KR1/SEG29 is to be used for serial data input

Set the PMC11 bit of port mode control register 1 to 0.

Set the PM11 bit of port mode register 1 to 1.

Set the P11 bit of port register 1 to 0 or 1.

12.4 Operation Stop Mode

Each serial interface of serial array unit has the operation stop mode.

In this mode, serial communication cannot be executed, thus reducing the power consumption.

In addition, the pin for serial interface can be used as port function pins in this mode.

12.4.1 Stopping the operation by units


The stopping of the operation by units is set by using peripheral enable register 0 (PER0).

The PER0 register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

To stop the operation of serial array unit, set bit 2 (SAU0EN) to 0.

Figure 12-21. Peripheral Enable Register 0 (PER0) Setting When Stopping the Operation by Units

(a) Peripheral enable register 0 (PER0) ... Set only the bit of SAUm to be stopped to 0.



Control of SAU input clock

0: Stops supply of input clock

1: Supplies input clock

Cautions 1. If SAU0EN = 0, writing to a control register of serial array unit m is ignored, and, even if the register is read, only the default value is read

Note that this does not apply to the following registers.

- Input switch control register (ISC)
- Noise filter enable register 0 (NFEN0)
- Serial standby control register 0 (SSC0)
- Port input mode register 1 (PIM1)
- Port output mode register 1 (POM1)
- LCD port function registers 0, 3 (PFSEG0, PFSEG3)
- Port mode register 1 (PM1)
- Port register 1 (P1)
- 2. Be sure to clear bits to 6, 3, 1 to "0".

Remark : Setting disabled (set to the initial value)

×: Bits not used with serial array units (depending on the settings of other peripheral functions)


0/1: Set to 0 or 1 depending on the usage of the user

12.4.2 Stopping the operation by channels

The stopping of the operation by channels is set using each of the following registers.


Figure 12-22. Each Register Setting When Stopping the Operation by Channels

(a) Serial channel stop register m (STm) ... This register is a trigger register that is used to enable stopping communication/count by each channel.




^{*} Because the STmn bit is a trigger bit, it is cleared immediately when SEmn = 0.

(b) Serial Channel Enable Status Register m (SEm) ... This register indicates whether data transmission/reception operation of each channel is enabled or stopped.




^{*} The SEm register is a read-only status register, whose operation is stopped by using the STm register. With a channel whose operation is stopped, the value of the CKOmn bit of the SOm register can be set by software.

(c) Serial output enable register m (SOEm) ... This register is a register that is used to enable or stop output of the serial communication operation of each channel.



^{*} For channel n, whose serial output is stopped, the SOmn bit value of the SOm register can be set by software.

(d) Serial output register m (SOm) ... This register is a buffer register for serial output of each channel.



^{*} When using pins corresponding to each channel as port function pins, set the corresponding CKOmn, SOmn bits to "1".

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 1)

2. : Setting disabled (set to the initial value), 0/1: Set to 0 or 1 depending on the usage of the user

12.5 Operation of Simplified SPI (CSI00, CSI01) Communication

This is a clocked communication function that uses three lines: serial clock (SCK) and serial data (SI and SO) lines. [Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- · MSB/LSB first selectable

[Clock control]

- · Master/slave selection
- · Phase control of I/O clock
- · Setting of transfer period by prescaler and internal counter of each channel
- · Maximum transfer rate

During master communication (CSI00): Max. f_{MCK}/2 Notes 1, 2 During master communication (CSI01): Max. f_{MCK}/4 Note 2 During slave communication: Max. f_{MCK}/6 Note 2

[Interrupt function]

• Transfer end interrupt/buffer empty interrupt

[Error detection flag]

Overrun error

In addition, CSI00 supports the SNOOZE mode. When SCK input is detected while in the STOP mode, the SNOOZE mode makes data reception that does not require the CPU possible.

Notes 1. In master communication (CSI00), maximum transfer rate become fmck/2 when the following conditions.

- $2.7 \text{ V} \leq \text{EV}_{DD} = \text{V}_{DD} \leq 5.5 \text{ V}$
- fmck ≤ 12 MHz

Other cases, maximum transfer rate become fmck/4.

2. Use the clocks within a range satisfying the SCK cycle time (tκcγ) characteristics (see CHAPTER 30 ELECTRICAL SPECIFICATIONS (A, G: T_A = -40 to +85°C) and CHAPTER 31 ELECTRICAL SPECIFICATIONS (G: T_A = -40 to +105°C)).

The channels supporting simplified SPI (CSI00, CSI01) are channels 0 and 1.

Channel	Used as Simplified SPI (CSI)	Used as UART
0	CSI00	UART0 (supporting LIN-bus)
1	CSI01	

Simplified SPI (CSI00, CSI01) performs the following seven types of communication operations.

 Master transmission 	(See 12.5.1 .)
 Master reception 	(See 12.5.2 .)
Master transmission/reception	(See 12.5.3 .)
 Slave transmission 	(See 12.5.4 .)
 Slave reception 	(See 12.5.5 .)
Slave transmission/reception	(See 12.5.6 .)
 SNOOZE mode function 	(See 12.5.7.)

12.5.1 Master transmission

Master transmission is that the RL78/L12 outputs a transfer clock and transmits data to another device.

Simplified SPI	CSI00	CSI01						
Target channel	Channel 0	Channel 1						
Pins used	SCK00, SO00	SCK01, SO01						
Interrupt	INTCSI00	INTCSI01						
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.							
Error detection flag	None							
Transfer data length	7 or 8 bits							
Transfer rate	Max. fмcк/2 [Hz] (CSI00), fмcк/4 [Hz] (CSI01)							
	Min. fcLk/(2 × 2 ¹⁵ × 128) [Hz] Note fcLk: System clock frequency							
Data phase	Selectable by the DAPmn bit of the SCRmn register • DAPmn = 0: Data output starts from the start of the operation of the serial clock. • DAPmn = 1: Data output starts half a clock before the start of the serial clock operation.							
Clock phase	Selectable by the CKPmn bit of the SCRmn register CKPmn = 0: Non-reverse (data output at the falling edge and data input at the rising edge of SCK) CKPmn = 1: Reverse (data output at the rising edge and data input at the falling edge of SCK)							
Data direction	MSB or LSB first							

Note Use this operation within a range that satisfies the conditions above and the Peripheral functions characteristics in the electrical specifications (see CHAPTER 30 ELECTRICAL SPECIFICATIONS (A, G: T_A = -40 to +85°C) and CHAPTER 31 ELECTRICAL SPECIFICATIONS (G: T_A = -40 to +105°C)).

Remark m: Unit number (m = 0), n: Channel number (n = 0, 1), mn = 00, 01

(1) Register setting

Figure 12-23. Example of Contents of Registers for Master Transmission of simplified SPI (CSI00, CSI01) (1/2)

(a) Serial mode register mn (SMRmn) 15 14 13 12 9 5 0 3 SMRmn MDmn(CKSmi CCSmi STSmi SISmn /IDmn 0/1 0 0 0 0 0 0 0 0 0 1 0 0 0 0/1 0 Operation clock (fmck) of channel n Interrupt source of channel n 0: Prescaler output clock CKm0 set by the SPSm register 0: Transfer end interrupt 1: Prescaler output clock CKm1 set by the SPSm register 1: Buffer empty interrupt (b) Serial communication operation setting register mn (SCRmn) 12 10 9 8 5 3 0 13 11 4 1 **SCRmn** DAPmr CKPm DIRmn TXFmr RXFm **FOCmn** PTCmn1 PTCmn(SI Cmn1 SI Cmn0 Ol Smr DI Smn(1 0 0/1 0/1 0 0 n 0 0/1 0 n n 0 0/1 Selection of data transfer sequence Setting of data length 0: Inputs/outputs data with MSB first 0: 7-bit data length Selection of the data and clock 1: Inputs/outputs data with LSB first. 1: 8-bit data length phase (For details about the setting, see 12.3 Registers Controlling Serial Array Unit.) (c) Serial data register mn (SDRmn) (lower 8 bits: SIOp) 15 14 13 12 11 10 6 5 2 1 0 SDRmn Transmit data (Transmit data setting) Baud rate setting 0 (Operation clock (fmck) division setting) SIOp (d) Serial output register m (SOm) ... Sets only the bits of the target channel. 15 13 12 10 9 8 6 5 3 2 0 SOm CKOm1 CKOm0 SOm1 SOm0 0 0 0 0 0 0/1 0/1 0 0 0 0 0 0 0/1 0/1

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01

Communication starts when these bits are 1 if the clock phase is non-reversed (the CKPmn bit of the SCRmn = 0).

If the clock phase is reversed (CKPmn = 1), communication starts when these bits are 0.


2. : Setting is fixed in the simplified SPI (CSI) master transmission mode,

: Setting disabled (set to the initial value)


0/1: Set to 0 or 1 depending on the usage of the user

Figure 12-23. Example of Contents of Registers for Master Transmission of simplified SPI (CSI00, CSI01) (2/2)

(e) Serial output enable register m (SOEm) ... Sets only the bits of the target channel to 1.



(f) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1.



Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01


2. : Setting disabled (set to the initial value)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 12-24. Initial Setting Procedure for Master Transmission



Starting setting to stop If there is any data being transferred, wait for No their completion. (Selective) TSFmn = 0? (If there is an urgent must stop, do not wait) Yes (Essential) Writing the STm register Write 1 to the STmn bit of the target channel. (SEmn = 0 : to operation stop status) Set the SOEmn bit to 0 and stop the output of (Essential) Changing setting of the SOEm register the target channel. The levels of the serial clock (CKOmn) and (Selective) Changing setting of the SOm register serial data (SOmn) on the target channel can be changed if necessitated by an emergency. Reset the serial array unit by stopping the (Selective) Setting the PER0 register clock supply to it. The master transmission is stopped. Stop setting is completed Go to the next processing.

Figure 12-25. Procedure for Stopping Master Transmission





Figure 12-26. Procedure for Resuming Master Transmission

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (slave) stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow (in single-transmission mode)

Figure 12-27. Timing Chart of Master Transmission (in Single-Transmission Mode)
(Type 1: DAPmn = 0, CKPmn = 0)




Remark m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01

Starting Simplified SPI (CSI) communication For the initial setting, refer to Figure 12-24. SAU default setting (Select Transfer end interrupt) Main routine Set data for transmission and the number of data. Clear communication end flag (Storage area, Transmission data pointer, Number of communication data and Setting transmit data Communication end flag are optionally set on the internal RAM by the software) Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) and set Enables interrupt interrupt enable (EI). Read transmit data from storage area and write it Writing transmit data to to SIOp. Update transmit data pointer. SIOp (=SDRmn[7:0]) Writing to SIOp makes SOp and SCKp signals out (communication starts) Wait for transmit completes When Transfer end interrupt is generated, it moves to interrupt processing routine Transfer end interrupt Interrupt processing routine No Transmitting next data? Yes Read transmit data, if any, from storage area and Writing transmit data to Sets communication write it to SIOp. Update transmit data pointer. SIOp (=SDRmn[7:0]) completion flag If not, set transmit end flag RETI Check completion of transmission by No verifying transmit end flag Transmission completed? Yes Main routine Disable interrupt (MASK) Write STmn bit to 1 End of communication

Figure 12-28. Flowchart of Master Transmission (in Single-Transmission Mode)

(4) Processing flow (in continuous transmission mode)

Figure 12-29. Timing Chart of Master Transmission (in Continuous Transmission Mode)
(Type 1: DAPmn = 0, CKPmn = 0)



Note If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation.

However, rewrite it before transfer of the last bit is started, so that it will be rewritten before the transfer end interrupt of the last transmit data.

Remark m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01

Starting setting For the initial setting, refer to Figure 12-24. <1> SAU default setting (Select buffer empty interrupt) Set data for transmission and the number of data. Clear communication end flag Setting transmit data (Storage area, Transmission data pointer, Number of communication data and Main routine Communication end flag are optionally set on the internal RAM by the software) Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) and set Enables interrupt interrupt enable (EI). Writing transmitdata to Read transmit data from storage area and write it to SIOp. Update transmit data pointer. SIOp (=SDRmn[7:Q) Writing to SIOp makes SOp and SCKp signals out (communication starts) Wait for transmit completes When transfer end interrupt is generated, it moves to interrupt processing routine. Buffer empty/transfer end interrupt Interrupt processing routine If transmit data is left, read them from storage area then write into SIOp, and update transmit data pointer and No Number of number of transmit data. communication data > 0? If no more transmit data, clear MDmn0 bit if its set. If not, finish. Yes Writing transmit data to No MDmn0=1? SIOp (=SDRmn[7:0]) <4> Sets communication Subtract -1 from number of Clear MDmn0 bit to 0 completion interrupt flag transmit data RETI No Check completion of transmission by verifying transmit end flag Transmission completed? Main routine Write MDmn0 bit to 1 Yes Communication continued? Disable interrupt (MASK) Write STmn bit to 1 <6> End of communication

Figure 12-30. Flowchart of Master Transmission (in Continuous Transmission Mode)

Remark <1> to <6> in the figure correspond to <1> to <6> in Figure 12-29 Timing Chart of Master Transmission (in Continuous Transmission Mode).

12.5.2 Master reception

Master reception is that the RL78 microcontroller outputs a transfer clock and receives data from other device.

Simplified SPI	CSI00	CSI01				
Target channel	Channel 0	Channel 1				
Pins used	SCK00, SI00 SCK01, SI01					
Interrupt	INTCSI00	INTCSI01				
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mod can be selected.					
Error detection flag	Overrun error detection flag (OVFmn) only					
Transfer data length	7 or 8 bits					
Transfer rate	Max. fмск/2 [Hz] (CSI00), fмск/4 [Hz] (CSI01) Min. fcLк/(2 × 2 ¹⁵ × 128) [Hz] ^{Note} fcLк: System clock frequency					
Data phase	Selectable by the DAPmn bit of the SCRmn register DAPmn = 0: Data input starts from the start of the operation of the serial clock. DAPmn = 1: Data input starts half a clock before the start of the serial clock operation.					
Clock phase	Selectable by the CKPmn bit of the SCRmn register • CKPmn = 0: Non-reverse • CKPmn = 1: Reverse					
Data direction	MSB or LSB first					

Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 30 ELECTRICAL SPECIFICATIONS (A, G: T_A = -40 to +85°C) and CHAPTER 31 ELECTRICAL SPECIFICATIONS (G: T_A = -40 to +105°C)).

Remark m: Unit number (m = 0), n: Channel number (n = 0, 1), mn = 00, 01

(1) Register setting

Figure 12-31. Example of Contents of Registers for Master Reception of simplified SPI (CSI00, CSI01) (1/2)


(a) Serial mode register mn (SMRmn) 14 13 12 8 6 5 2 0 15 11 10 9 4 3 1 SMRmn CKSm MDmn(CSm STSm SISmn /IDmr 0/1 0 0 0 0 0 0 0 0/1 Operation clock (fmck) of channel n Interrupt source of channel n 0: Prescaler output clock CKm0 set by the SPSm register 0: Transfer end interrupt 1: Prescaler output clock CKm1 set by the SPSm register 1: Buffer empty interrupt (b) Serial communication operation setting register mn (SCRmn) 10 8 3 0 2 1 **SCRmn** XFm RXFm DAPmr CKPmi OCmr TCmn1 TCmn(DIRmn SI Cmn1 SI Cmn0 DI Smn(0 0/1 0/1 0 0 0 0/1 0 0 0 0 0/1 1 0 1 Selection of data transfer sequence Setting of data length 0: 7-bit data length Selection of the data and clock 0: Inputs/outputs data with MSB first phase (For details about the 1: Inputs/outputs data with LSB first. 1: 8-bit data length setting, see 12.3 Registers Controlling Serial Array Unit.) (c) Serial data register mn (SDRmn) (lower 8 bits: SIOp) 15 13 12 11 6 5 3 0 **SDRmn** Baud rate setting (Operation clock (fmck) division setting) Receive data 0 (Write FFH as dummy data.) SIOp (d) Serial output register m (SOm) ... Sets only the bits of the target channel. 15 14 13 12 11 10 8 6 5 3 0 SOm CKOm1 CKOm0 SOm1 SOm0 0 0 0 0 0 0 0/1 0/1 0 n n n n n Communication starts when these bits are 1 if the clock phase is non-reverse (the CKPmn bit of the SCRmn = 0). If the clock phase is reversed (CKPmn = 1), communication starts when these bits are 0.

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01

- - : Setting disabled (set to the initial value)
 - ×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
 - 0/1: Set to 0 or 1 depending on the usage of the user

Figure 12-31. Example of Contents of Registers for Master Reception of simplified SPI (CSI00, CSI01) (2/2)

(e) Serial output enable register m (SOEm) ... The register that not used in this mode.



(f) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SSm1 0/1	SSm0 0/1
	•	Ŭ	·	Ŭ	Ŭ	ŭ	ŭ	Ŭ	ŭ	Ŭ	ŭ	·	Ŭ	ŭ	0, .	0, .

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01)

2. Setting disabled (set to the initial value)

 \times : Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 12-32. Initial Setting Procedure for Master Reception





Figure 12-33. Procedure for Stopping Master Reception







Figure 12-34. Procedure for Resuming Master Reception

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (slave) stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow (in single-reception mode)

Figure 12-35. Timing Chart of Master Reception (in Single-Reception Mode)
(Type 1: DAPmn = 0, CKPmn = 0)



Remark m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01





Figure 12-36. Flowchart of Master Reception (in Single-Reception Mode)

(4) Processing flow (in continuous reception mode)

Figure 12-37. Timing Chart of Master Reception (in Continuous Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)



Caution The MDmn0 bit can be rewritten even during operation.

However, rewrite it before receive of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last receive data.

- Remarks 1. <1> to <8> in the figure correspond to <1> to <8> in Figure 12-38 Flowchart of Master Reception (in Continuous Reception Mode).
 - 2. m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01




Figure 12-38. Flowchart of Master Reception (in Continuous Reception Mode)

Remark <1> to <8> in the figure correspond to <1> to <8> in Figure 12-37 Timing Chart of Master Reception (in Continuous Reception Mode).

12.5.3 Master transmission/reception

Master transmission/reception is that the RL78/L12 outputs a transfer clock and transmits/receives data to/from other device.

Simplified SPI	CSI00	CSI01				
Target channel	Channel 0	Channel 1				
Pins used	SCK00, SI00, SO00	SCK01, SI01, SO01				
Interrupt	INTCSI00	INTCSI01				
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.					
Error detection flag	Overrun error detection flag (OVFmn) only					
Transfer data length	7 or 8 bits					
Transfer rate	Max. fmck/2 [Hz] (CSI00), fmck/4 [Hz] (CSI01) Min. fclk/(2 × 2 ¹⁵ × 128) [Hz] ^{Note} fclk: System clock frequency					
Data phase	Selectable by the DAPmn bit of the SCRmn register DAPmn = 0: Data I/O starts at the start of the operation of the serial clock. DAPmn = 1: Data I/O starts half a clock before the start of the serial clock operation.					
Clock phase	Selectable by the CKPmn bit of the SCRmn register • CKPmn = 0: Non-reverse • CKPmn = 1: Reverse					
Data direction	MSB or LSB first					

Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 30 ELECTRICAL SPECIFICATIONS (A, G: T_A = -40 to +85°C) and CHAPTER 31 ELECTRICAL SPECIFICATIONS (G: T_A = -40 to +105°C)).

Remark m: Unit number (m = 0), n: Channel number (n = 0, 1), mn = 00, 01

(1) Register setting

Figure 12-39. Example of Contents of Registers for Master Transmission/Reception of simplified SPI (CSI00, CSI01) (1/2)

(a) Serial mode register mn (SMRmn) 15 14 13 12 9 5 0 3 SMRmn MDmn(CKSmi CCSmi STSmi SISmn /IDmn 0/1 0 0 0 0 0 0 0 0 1 0 0 0 0/1 0 0 Operation clock (fmck) of channel n Interrupt source of channel n 0: Prescaler output clock CKm0 set by the SPSm register 0: Transfer end interrupt 1: Prescaler output clock CKm1 set by the SPSm register 1: Buffer empty interrupt (b) Serial communication operation setting register mn (SCRmn) 12 10 9 8 5 3 0 13 11 4 1 **SCRmn** DAPmr CKPm DIRmn TXFmn RXFmi **FOCmn** PTCmn1 PTCmn(SI Cmn1 SI Cmn0 Ol Smr DI Smn 1 0/1 0/1 0 0 n 0 0/1 0 n n 0 0/1 1 Selection of data transfer sequence Setting of data length 0: Inputs/outputs data with MSB first 0: 7-bit data length Selection of the data and clock 1: Inputs/outputs data with LSB first. 1: 8-bit data length phase (For details about the setting, see 12.3 Registers Controlling Serial Array Unit.) (c) Serial data register mn (SDRmn) (lower 8 bits: SIOp) 15 14 13 12 11 10 8 6 5 3 2 1 0 SDRmn Baud rate setting Transmit data setting/receive data register (Operation clock (fmck) division setting) 0 SIOp (d) Serial output register m (SOm) ... Sets only the bits of the target channel. 15 14 13 12 11 10 9 8 6 5 3 2 1 0 SOm CKOm1 CKOm0 SOm1 SOm0 0 0 0 0 0 0 0/1 0/1 0/1 0/1 Communication starts when these bits are 1 if the clock phase is non-reversed (the CKPmn bit of the SCRmn = 0). If the clock phase is reversed (CKPmn = 1), communication starts when these bits are 0. Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01 2. | : Setting is fixed in the simplified SPI (CSI) master transmission/reception mode


0/1: Set to 0 or 1 depending on the usage of the user

: Setting disabled (set to the initial value)

x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

Figure 12-39. Example of Contents of Registers for Master Transmission/Reception of simplified SPI (CSI00, CSI01) (2/2)

(e) Serial output enable register m (SOEm) ... Sets only the bits of the target channel to 1.



(f) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1.




Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 12-40. Initial Setting Procedure for Master Transmission/Reception



Starting setting to stop If there is any data being transferred, wait for No their completion. (Selective) TSFmn = 0? (If there is an urgent must stop, do not wait) Yes (Essential) Writing the STm register Write 1 to the STmn bit of the target channel. (SEmn = 0 : to operation stop status) Set the SOEmn bit to 0 and stop the output of (Essential) Changing setting of the SOEm register the target channel. The levels of the serial clock (CKOmn) and (Selective) Changing setting of the SOm register serial data (SOmn) on the target channel can be changed if necessitated by an emergency. Reset the serial array unit by stopping the (Selective) Setting the PER0 register clock supply to it. The master transmission is stopped. Stop setting is completed Go to the next processing.

Figure 12-41. Procedure for Stopping Master Transmission/Reception





Figure 12-42. Procedure for Resuming Master Transmission/Reception

(3) Processing flow (in single-transmission/reception mode)

Figure 12-43. Timing Chart of Master Transmission/Reception (in Single-Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)




Remark m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01

Starting simplified SPI (CSI) communication For the initial setting, refer to Figure 12-40. SAU default setting (Select transfer end interrupt) Main routine Setting storage data and number of data for transmission/reception data Setting (Storage area, Transmission data pointer, Reception data pointer, Number of transmission/reception data communication data and Communication end flag are optionally set on the internal RAM by the software) Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) and set Enables interrupt interrupt enable (EI) Read transmit data from storage area and write it Writing transmit data to SIOp (=SDRmn[7:0]) to SIOp. Update transmit data pointer. Writing to SIOp makes SOp and SCKp signals out (communication starts) Wait for transmission/reception completes When transfer end interrupt is generated, it moves to interrupt processing routine. Interrupt processing routine Transfer end interrupt Read receive data then writes to storage area, update receive Read receive data to SIOp data pointer (=SDRmn[7:0]) RETI No Transmission/reception If there are the next data, it continues completed? Main routine Disable interrupt (MASK) Write STmn bit to 1 End of communication

Figure 12-44. Flowchart of Master Transmission/Reception (in Single-Transmission/Reception Mode)

(4) Processing flow (in continuous transmission/reception mode)

Figure 12-45. Timing Chart of Master Transmission/Reception (in Continuous Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)



- **Notes 1.** If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.
 - **2.** The transmit data can be read by reading the SDRmn register during this period. At this time, the transfer operation is not affected.
- Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation.

 However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.
- Remarks 1. <1> to <8> in the figure correspond to <1> to <8> in Figure 12-46 Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode).
 - 2. m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01

Starting setting For the initial setting, refer to Figure 12-40. SAU default setting (Select buffer empty interrupt) Main routine Setting storage data and number of data for transmission/reception data Setting (Storage area, Transmission data pointer, Reception data, Number of transmission/reception data communication data and Communication end flag are optionally set on the internal RAM by the software) Enables interrupt Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) and set interrupt enable (EI) Writing dummy data to Read transmit data from storage area and write it to SIOp. Update transmit data pointer. SIOp (=SDRmn[7:0]) Writing to SIOp makes SOp and SCKp signals out (communication starts) Wait for transmission/reception completes When transmission/reception interrupt is generated, it <3> <6> moves to interrupt processing routine Buffer empty/transfer end interrupt Interrupt processing routine No BFFmn = 1? Except for initial interrupt, read data received then write them to storage area, and update receive data pointer Reading reception data to SIOp (=SDRmn[7:0]) Subtract -1 from number of transmit data If transmit data is left (number of communication data is equal or grater than 2), read them from storage area then write into SIOp, and update transmit data pointer Number of If it's waiting for the last data to receive (number of communication data? communication data is equal to 1), change interrupt timing to communication end ≥2 Writing transmit data to Clear MDmn0 bit to 0 SIOp (=SDRmn[7:0]) RETI Number of communication data = 0? Yes Write MDmn0 bit to 1 Continuing Communication? No Disable interrupt (MASK) <8> Write STmn bit to 1 End of communication

Figure 12-46. Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)

Remark <1> to <8> in the figure correspond to <1> to <8> in Figure 12-45 Timing Chart of Master Transmission/Reception (in Continuous Transmission/Reception Mode).

12.5.4 Slave transmission

Slave transmission is that the RL78 microcontroller transmits data to another device in the state of a transfer clock being input from another device.

Simplified SPI	CSI00	CSI01							
Target channel	Channel 0	Channel 1							
Pins used	SCK00, SO00	SCK01, SO01							
Interrupt	INTCSI00	INTCSI01							
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.								
Error detection flag	Overrun error detection flag (OVFmn) only								
Transfer data length	7 or 8 bits								
Transfer rate	Max. f _{MCK} /6 [Hz] ^{Notes 1, 2} .								
Data phase	Selectable by the DAPmn bit of the SCRmn register DAPmn = 0: Data output starts from the start of the operation of the serial clock. DAPmn = 1: Data output starts half a clock before the start of the serial clock operation.								
Clock phase	Selectable by the CKPmn bit of the SCRmn register CKPmn = 0: Non-reverse CKPmn = 1: Reverse								
Data direction	MSB or LSB first								

- Notes 1. Because the external serial clock input to the SCK00, and SCK01 pins is sampled internally and used, the fastest transfer rate is fmck/6 [Hz].
 - 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 30 ELECTRICAL SPECIFICATIONS (A, G: TA = -40 to +85°C) and CHAPTER 31 ELECTRICAL SPECIFICATIONS (G: TA = -40 to +105°C)).
- Remarks 1. fмск: Operation clock frequency of target channel

fscк: Serial clock frequency

2. m: Unit number (m = 0), n: Channel number (n = 0, 1), mn = 00, 01

(1) Register setting

Figure 12-47. Example of Contents of Registers for Slave Transmission of simplified SPI (CSI00, CSI01) (1/2)

(a) Serial mode register mn (SMRmn) 0 15 14 13 12 11 10 9 8 5 3 **SMRmn** CKSm CCSm STSm SISmi /IDmr /IDmn 0 0 0 0 0 0 0 0 0 0 0/1 1 0 0 0/1 Operation clock (fmck) of channel n Interrupt source of channel n 0: Prescaler output clock CKm0 set by the SPSm register 0: Transfer end interrupt 1: Prescaler output clock CKm1 set by the SPSm register 1: Buffer empty interrupt (b) Serial communication operation setting register mn (SCRmn) 6 13 10 5 4 3 2 0 SCRmn RXEm CKPm EOCmr TCmn DIRmn SLCmn1 SLCmn0 LSmn 0 0/1 0/1 n 0/1 1 0 0 0 0/1 0 0 Selection of data transfer sequence Setting of data length 0: Inputs/outputs data with MSB first 0: 7-bit data length Selection of the data and clock 1: Inputs/outputs data with LSB first. 1: 8-bit data length phase (For details about the setting, see 12.3 Registers Controlling Serial Array Unit.) (c) Serial data register mn (SDRmn) (lower 8 bits: SIOp) 15 10 8 14 13 6 5 2 0 **SDRmn** 0000000 Transmit data setting Baud rate setting 0 SIOp (d) Serial output register m (SOm) ... Sets only the bits of the target channel. 15 10 14 13 12 11 5 3 2 0 SOm CKOm1 CKOm0 SOm1 SOm0 0 0 0 0 0 0 0 0 0 n 0 0 0/1 0/1

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01


: Setting disabled (set to the initial value)

x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

Figure 12-47. Example of Contents of Registers for Slave Transmission of simplified SPI (CSI00, CSI01) (2/2)

(e) Serial output enable register m (SOEm) ... Sets only the bits of the target channel to 1.



(f) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SSm1 0/1	SSm0 0/1


Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01

- 2. : Setting disabled (set to the initial value)
 - x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 12-48. Initial Setting Procedure for Slave Transmission



(Selective)

TSFmn = 0?
(If the Yes

(Essential)

Writing the STm register

(SI

(Essential)

Changing setting of the SOEm register

The Selective)

Changing setting of the SOm register

Set the Selective

Setting the PER0 register

To uni

Stop setting is completed

The Go

Figure 12-49. Procedure for Stopping Slave Transmission

If there is any data being transferred, wait for their completion.

(If there is an urgent must stop, do not wait)

Write 1 to the STmn bit of the target channel. (SEmn = 0: to operation stop status)

Set the SOEmn bit to 0 and stop the output of the target channel.

The levels of the serial clock (CKOmn) and serial data (SOmn) on the target channel can be changed if necessitated by an emergency.

To use the STOP mode, reset the serial array unit by stopping the clock supply to it.

The master transmission is stopped. Go to the next processing.





Figure 12-50. Procedure for Resuming Slave Transmission

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (master) stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow (in single-transmission mode)

Figure 12-51. Timing Chart of Slave Transmission (in Single-Transmission Mode)
(Type 1: DAPmn = 0, CKPmn = 0)




Remark m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01

Starting simplified SPI (CSI) communication For the initial setting, refer to Figure 12-48. SAU default setting (Select transfer end interrupt) Set storage area and the number of data for transmit data Setting transmit data (Storage area, Transmission data pointer, Number of communication data and Main routine Communication end flag are optionally set on the internal RAM by the software) Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) and set Enables interrupt interrupt enable (EI). Writing transmit data to Read transmit data from storage area and write it to SIOp. Update SIOp (=SDRmn[7:0]) transmit data pointer. Start communication when master start providing the clock Wait for transmit completes Interrupt processing routine When transmit end, interrupt is generated Transfer end interrupt RETI Clear the interrupt request flag (xxIF). Yes Determine if it completes by counting number of communication data Transmitting next data? No Yes Continuing transmit? Main routine No Disable interrupt (MASK) Write 1 to STmn bit End of communication

Figure 12-52. Flowchart of Slave Transmission (in Single-Transmission Mode)

(4) Processing flow (in continuous transmission mode)

Figure 12-53. Timing Chart of Slave Transmission (in Continuous Transmission Mode)
(Type 1: DAPmn = 0, CKPmn = 0)



Note If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started.

Remark m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01

Starting setting For the initial setting, refer to Figure 12-48. <1> SAU default setting (Select buffer empty interrupt) Main routine Setting transmit data Set storage area and the number of data for transmit data (Storage area, Transmission data pointer, Number of communication data and Communication end flag are optionally set on the internal RAM by the software) Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) and set Enables interrupt interrupt enable (EI) Read transmit data from buffer and write it to SIOp. Update transmit Writing transmit data to data pointer SIOp (=SDRmn[7:0]) Start communication when master start providing the clock Wait for transmit completes When buffer empty/transfer end interrupt is generated, it moves to interrupt processing routine Buffer empty/transfer end interrupt Interrupt processing routine If transmit data is left, read them from storage area then write into No SIOp, and update transmit data pointer. Number of transmit If not, change the interrupt to transmission complete Reading transmit data Writing transmit data to Clear MDmn0 bit to 0 SIOp (=SDRmn[7:0]) It is determined as follows depending on the number of communication data Subtract -1 from number of transmit data +1: Transmit data completion 0: During the last data received -1: All data received completion RETI Number of communication data = -1? Yes Write MDmn0 bit to 1 Yes Communication continued? Disable interrupt (MASK) Write STmn bit to 1 End of communication

Figure 12-54. Flowchart of Slave Transmission (in Continuous Transmission Mode)

Remark <1> to <6> in the figure correspond to <1> to <6> in Figure 12-53 Timing Chart of Slave Transmission (in Continuous Transmission Mode).

12.5.5 Slave reception

Slave reception is that the RL78 microcontroller receives data from another device in the state of a transfer clock being input from another device.

Simplified SPI	CSI00 CSI01						
Target channel	Channel 0	Channel 1					
Pins used	SCK00, SI00	SCK01, SI01					
Interrupt	INTCSI00	INTCSI01					
	Transfer end interrupt only (Setting the buffer empty	interrupt is prohibited.)					
Error detection flag	Overrun error detection flag (OVFmn) only						
Transfer data length	7 or 8 bits						
Transfer rate	Max. f _{MCK} /6 [Hz] Notes 1, 2						
Data phase	Selectable by the DAPmn bit of the SCRmn register DAPmn = 0: Data input starts from the start of the operation of the serial clock. DAPmn = 1: Data input starts half a clock before the start of the serial clock operation.						
Clock phase	Selectable by the CKPmn bit of the SCRmn register CKPmn = 0: Non-reverse CKPmn = 1: Reverse						
Data direction	MSB or LSB first						

- Notes 1. Because the external serial clock input to the SCK00, and SCK01 pins is sampled internally and used, the fastest transfer rate is fmck/6 [Hz].
 - 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 30 ELECTRICAL SPECIFICATIONS (A, G: TA = -40 to +85°C) and CHAPTER 31 ELECTRICAL SPECIFICATIONS (G: TA = -40 to +105°C)).
- Remarks 1. fmck: Operation clock frequency of target channel

fsck: Serial clock frequency

2. m: Unit number (m = 0), n: Channel number (n = 0, 1), mn = 00, 01

(1) Register setting

Figure 12-55. Example of Contents of Registers for Slave Reception of simplified SPI (CSI00, CSI01) (1/2)

(a) Serial mode register mn (SMRmn) 14 13 12 10 9 8 6 5 2 0 15 11 4 3 1 SMRmn CKSm /IDmn CSm STSm SISmn /IDmr 0 0/1 1 0 0 0 0 0 0 Operation clock (fmck) of channel n Interrupt source of channel n 0: Prescaler output clock CKm0 set by the SPSm register 0: Transfer end interrupt 1: Prescaler output clock CKm1 set by the SPSm register (b) Serial communication operation setting register mn (SCRmn) 10 8 3 0 1 **SCRmn** XFm RXFm DAPmr CKPmi OCmr TCmn1 TCmn(DIRmn SI Cmn1 SI Cmn0 DI Smn(0 0/1 0/1 0 0 0 0/1 0 0 0 0 0/1 1 0 1 Selection of data transfer sequence Setting of data length 0: 7-bit data length Selection of the data and clock 0: Inputs/outputs data with MSB first phase (For details about the 1: Inputs/outputs data with LSB first. 1: 8-bit data length setting, see 12.3 Registers Controlling Serial Array Unit.) (c) Serial data register mn (SDRmn) (lower 8 bits: SIOp) 12 6 5 0 SDRmn 0000000 Baud rate setting Receive data 0 SIOp (d) Serial output register m (SOm) ... The Register that not used in this mode. 10 0 SOm CKOm1 CKOm0 SOm1 SOm0 0 0 0 0 0 0 0 0 0 0 0 0 ×

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01

2. \(\subseteq\): Setting is fixed in the simplified SPI (CSI) slave transmission mode,


: Setting disabled (set to the initial value)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)


0/1: Set to 0 or 1 depending on the usage of the user

Figure 12-55. Example of Contents of Registers for Slave Reception of simplified SPI (CSI00, CSI01) (2/2)

(e) Serial output enable register m (SOEm) ... The Register that not used in this mode.



(f) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1.



Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01

2. Setting disabled (set to the initial value)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 12-56. Initial Setting Procedure for Slave Reception





Figure 12-57. Procedure for Stopping Slave Reception







Figure 12-58. Procedure for Resuming Slave Reception

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (master) stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow (in single-reception mode)

Figure 12-59. Timing Chart of Slave Reception (in Single-Reception Mode)
(Type 1: DAPmn = 0, CKPmn = 0)



Remark m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01

Starting simplified SPI (CSI) communication For the initial setting, refer to Figure 12-56. SAU default setting Main routine (Select transfer end interrupt only) Clear storage area setting and the number of receive data Ready for reception (Storage area, Reception data pointer, Number of communication data and Communication end flag are optionally set on the internal RAM by the software) **Enables interrupt** Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) and set interrupt enable (EI). Wait for receive completes Start communication when master start providing the clock When transmit end, interrupt is generated Interrupt processing routine Transfer end interrupt Read receive data then writes to storage area, and counts Reading receive data to up the number of receive data. SIOp (=SDRmn[7:0]) Update receive data pointer. RETI No Check completion of number of receive data Reception completed? Yes Main routine Disable interrupt (MASK) Write STmn bit to 1 End of communication

Figure 12-60. Flowchart of Slave Reception (in Single-Reception Mode)

12.5.6 Slave transmission/reception

Slave transmission/reception is that the RL78 microcontroller transmits/receives data to/from another device in the state of a transfer clock being input from another device.

Simplified SPI	CSI00	CSI01							
Target channel	Channel 0	Channel 1							
Pins used	SCK00, SI00, SO00	SCK01, SI01, SO01							
Interrupt	INTCSI00	INTCSI01							
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.								
Error detection flag	Overrun error detection flag (OVFmn) only								
Transfer data length	7 or 8 bits								
Transfer rate	Max. f _{MCK} /6 [Hz] ^{Notes 1, 2} .								
Data phase	Selectable by the DAPmn bit of the SCRmn register DAPmn = 0: Data I/O starts from the start of the operation of the serial clock. DAPmn = 1: Data I/O starts half a clock before the start of the serial clock operation.								
Clock phase	Selectable by the CKPmn bit of the SCRmn register CKPmn = 0: Non-reversed CKPmn = 1: Reverse								
Data direction	MSB or LSB first								

Notes 1. Because the external serial clock input to the SCK00, and SCK01 pins is sampled internally and used, the fastest transfer rate is fmck/6 [Hz].

RENESAS

2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 30 ELECTRICAL SPECIFICATIONS (A, G: TA = -40 to +85°C) and CHAPTER 31 ELECTRICAL SPECIFICATIONS (G: TA = -40 to +105°C)).

Remarks 1. fmck: Operation clock frequency of target channel

fsck: Serial clock frequency

2. m: Unit number (m = 0), n: Channel number (n = 0, 1), mn = 00, 01

(1) Register setting

Figure 12-61. Example of Contents of Registers for Slave Transmission/Reception of simplified SPI (CSI00, CSI01) (1/2)

(a) Serial mode register mn (SMRmn) 15 14 13 12 5 **SMRmn** CKSmi STSm //Dmn //Dmn 0 0 0 0 0/1 1 0 0 0 0 0 0 0 0 0/1 Operation clock (fmck) of channel n Interrupt source of channel n 0: Prescaler output clock CKm0 set by the SPSm register 0: Transfer end interrupt 1: Prescaler output clock CKm1 set by the SPSm register 1: Buffer empty interrupt (b) Serial communication operation setting register mn (SCRmn) 5 15 12 6 3 2 1 0 **SCRmn** XEm RXEm DAPmr CKPmi EOCmn TCmn0 DIRmn SLCmn1 SLCmn0 TCmn1 DLSmn 0/1 0/1 0 0 0/1 0 0/1 1 Selection of data transfer sequence Setting of data length 0: Inputs/outputs data with MSB first 0: 7-bit data length Selection of the data and clock 1: Inputs/outputs data with LSB first. 1: 8-bit data length phase (For details about the setting, see 12.3 Registers Controlling Serial Array Unit.) (c) Serial data register mn (SDRmn) (lower 8 bits: SIOp) 15 14 12 10 9 8 6 5 4 3 2 1 0 SDRmn 0000000 Baud rate setting Transmit data setting/receive data register 0 SIOp (d) Serial output register m (SOm) ... Sets only the bits of the target channel. 15 14 13 12 11 10 6 5 4 3 2 1 0 SOm CKOm1 CKOm0 SOm1 SOm0 0 0 0 0 0 0 0 0 0/1 0/1

Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01


: Setting disabled (set to the initial value)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

Figure 12-61. Example of Contents of Registers for Slave Transmission/Reception of simplified SPI (CSI00, CSI01) (2/2)

(e) Serial output enable register m (SOEm) ... Sets only the bits of the target channel to 1.



(f) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm															SSm1	SSm0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0/1	0/1

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01

2.


Setting disabled (set to the initial value)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 12-62. Initial Setting Procedure for Slave Transmission/Reception



Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.

Starting setting to stop If there is any data being transferred, wait for No their completion. (Selective) TSFmn = 0? (If there is an urgent must stop, do not wait) Yes (Essential) Write 1 to the STmn bit of the target channel. Writing the STm register (SEmn = 0 : to operation stop status) Set the SOEmn bit to 0 and stop the output of (Essential) Changing setting of the SOEm register the target channel. The levels of the serial clock (CKOmn) and (Selective) Changing setting of the SOm register serial data (SOmn) on the target channel can be changed if necessitated by an emergency. Reset the serial array unit by stopping the (Selective) Setting the PER0 register clock supply to it. The master transmission is stopped. Stop setting is completed Go to the next processing.

Figure 12-63. Procedure for Stopping Slave Transmission/Reception




Figure 12-64. Procedure for Resuming Slave Transmission/Reception


Cautions 1. Be sure to set transmit data to the SIOp register before the clock from the master is started.

2. If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target (master) stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow (in single-transmission/reception mode)

Figure 12-65. Timing Chart of Slave Transmission/Reception (in Single-Transmission/Reception Mode)

(Type 1: DAPmn = 0, CKPmn = 0)



Remark m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01

Starting simplified SPI (CSI) communication For the initial setting, refer to Figure 12-62 SAU default setting (Select Transfer end interrupt) Setting storage area and number of data for transmission/reception data Setting (Storage area, Transmission/reception data pointer, Number of communication data transmission/reception data and Communication end flag are optionally set on the internal RAM by the software) Main routine Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) and set **Enables interrupt** interrupt enable (EI). Read transmit data from storage area and write it to SIOp. Writing transmit data to SIOp (=SDRmn[7:0]) Update transmit data pointer. Start communication when master start providing the clock Wait for transmission/reception completes When transfer end interrupt is generated, it moves to interrupt processing routine Interrupt processing routine Transfer end interrupt Read receive data and write it to storage area. Update Reading receive data to SIOp (=SDRmn[7:0]) receive data pointer. RETI Transmission/reception completed? Yes Update the number of communication data and confirm Yes if next transmission/reception data is available Transmission/reception next data? Disable interrupt (MASK) Main routine Write STmn bit to 1 End of communication


Figure 12-66. Flowchart of Slave Transmission/Reception (in Single- Transmission/Reception Mode)

Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.

(4) Processing flow (in continuous transmission/reception mode)

Figure 12-67. Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode)

(Type 1: DAPmn = 0, CKPmn = 0)



- **Notes 1.** If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.
 - **2.** The transmit data can be read by reading the SDRmn register during this period. At this time, the transfer operation is not affected.
- Caution The MDmn0 bit of serial mode register mn (SMRmn) can be rewritten even during operation.

 However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.
- Remarks 1. <1> to <8> in the figure correspond to <1> to <8> in Figure 12-68 Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode).
 - 2. m: Unit number (m = 0), n: Channel number (n = 0, 1), p: CSI number (p = 00, 01), mn = 00, 01

Starting setting For the initial setting, refer to Figure 12-62 <1> SAU default setting (Select buffer empty interrupt) Main routine Setting storage area and number of data for transmission/reception data Setting (Storage area, Transmission/reception data pointer, Number of communication data and Communication end flag are optionally set on the internal RAM by the software) ransmission/reception data Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) and set Enables interrupt interrupt enable (EI) Start communication when master start providing the clock Wait for transmission complete When buffer empty/transfer end is generated, it moves <3> <6> interrupt processing routine Buffer empty/transfer end interrupt BFFmn = 1? Interrupt processing routine Yes Other than the first interrupt, read reception data then writes Read receive data to SIOp to storage area, update receive data pointer (=SDRmn[7:0]) Subtract -1 from number of If transmit data is remained, read it from storage area and write it to Number of communication SIOp. Update storage pointer. If transmit completion (number of communication data = 1), Change the transmission completion interrupt ≥2 Clear MDmn0 bit to 0 Writing transmit data to SIOp (=SDRmn[7:0]) RETI Number of communication data = 0? Yes Write MDmn0 bit to 1 Main routine Communication continued? <8> Disable interrupt (MASK) Write STmn bit to 1 End of communication

Figure 12-68. Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode)

Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.

Remark <1> to <8> in the figure correspond to <1> to <8> in Figure 12-67 Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode).

12.5.7 SNOOZE mode function

SNOOZE mode makes Simplified SPI (CSI) operate reception by SCKp pin input detection while the STOP mode. Normally Simplified SPI (CSI) stops communication in the STOP mode. But, using the SNOOZE mode makes reception Simplified SPI (CSI) operate unless the CPU operation by detecting SCKp pin input.

Only the following channel can be set to the SNOOZE mode. CSI00

When using the simplified SPI (CSI) in SNOOZE mode, make the following setting before switching to the STOP mode (see Figure 12-70 Flowchart of SNOOZE Mode Operation (once startup) and Figure 12-72 Flowchart of SNOOZE Mode Operation (continuous startup)).


- When using the SNOOZE mode function, set the SWCm bit of serial standby control register m (SSCm) to 1 just before switching to the STOP mode. After the initial setting has been completed, set the SSm1 bit of serial channel start register m (SSm) to 1.
- The CPU shifts to the SNOOZE mode on detecting the valid edge of the SCKp signal following a transition to the STOP mode.

A CSIp starts reception on detecting input of the serial clock on the SCKp pin.

- Cautions 1. The SNOOZE mode can only be specified when the high-speed on-chip oscillator clock is selected for fclk.
 - 2. The maximum transfer rate when using CSIp in the SNOOZE mode is 1 Mbps.

(1) SNOOZE mode operation (once startup)

Figure 12-69. Timing Chart of SNOOZE Mode Operation (once startup) (Type 1: DAPmn = 0, CKPmn = 0)



Note Only read received data while SWCm = 1 and before the next valid edge of the SCKp pin input is detected.

- Cautions 1. Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm0 bit to 1 (clear the SEm0 bit, and stop the operation).

 And after completion the receive operation, also clearing SWCm bit to 0 (SNOOZE mode release).
 - 2. When SWCm = 1, the BFFm1 and OVFm1 flags will not change.
- Remarks 1. <1> to <11> in the figure correspond to <1> to <11> in Figure 12-70 Flowchart of SNOOZE Mode Operation (once startup).
 - **2.** m = 0; p = 00





Figure 12-70. Flowchart of SNOOZE Mode Operation (once startup)

Remarks 1. <1> to <11> in the figure correspond to <1> to <11> in Figure 12-69 Timing Chart of SNOOZE Mode Operation (once startup).

2. m = 0; p = 00

(2) SNOOZE mode operation (continuous startup)

Figure 12-71. Timing Chart of SNOOZE Mode Operation (continuous startup) (Type 1: DAPmn = 0, CKPmn = 0)



Note Only read received data while SWCm = 1 and before the next valid edge of the SCKp pin input is detected.

- Cautions 1. Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm0 bit to 1 (clear the SEm0 bit, and stop the operation).

 And after completion the receive operation, also clearing SWCm bit to 0 (SNOOZE release).
 - 2. When SWCm = 1, the BFFm1 and OVFm1 flags will not change.
- Remarks 1. <1> to <10> in the figure correspond to <1> to <10> in Figure 12-72 Flowchart of SNOOZE Mode Operation (continuous startup).
 - **2.** m = 0; p = 00




Figure 12-72. Flowchart of SNOOZE Mode Operation (continuous startup)

Remarks 1. <1> to <10> in the figure correspond to <1> to <10> in Figure 12-71 Timing Chart of SNOOZE Mode Operation (continuous startup).

2. m = 0; p = 00

12.5.8 Calculating transfer clock frequency

The transfer clock frequency for Simplified SPI (CSI00, CSI01) communication can be calculated by the following expressions.

(1) Master

(Transfer clock frequency) = {Operation clock (fмcκ) frequency of target channel} ÷ (SDRmn[15:9] + 1) ÷ 2 [Hz]

(2) Slave

(Transfer clock frequency) = {Frequency of serial clock (SCK) supplied by master}^{Note}

[Hz]

Note The permissible maximum transfer clock frequency is fmck/6.

Remark The value of SDRmn[15:9] is the value of bits 15 to 9 of serial data register mn (SDRmn) (0000000B to 1111111B) and therefore is 0 to 127.

The operation clock (fmck) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).

Table 12-2. Selection of Operation Clock For Simplified SPI

SMRmn Register	SPSm Register								Operation C	Clock (fMCK) Note
CKSmn	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00		fclk = 24 MHz
0	Х	Х	Х	Х	0	0	0	0	fclk	24 MHz
	Х	Х	Х	Х	0	0	0	1	fclk/2	12 MHz
	Х	Х	Х	Х	0	0	1	0	fclk/2 ²	6 MHz
	Х	Х	Х	Х	0	0	1	1	fclk/2 ³	3 MHz
	Х	Х	Х	Х	0	1	0	0	fclk/2 ⁴	1.5 MHz
	Х	Х	Х	Х	0	1	0	1	fclk/2 ⁵	750 kHz
	Х	Х	Х	Х	0	1	1	0	fclk/2 ⁶	375 kHz
	Х	Х	Х	Х	0	1	1	1	fclk/2 ⁷	187.5 kHz
	Х	Х	Х	Х	1	0	0	0	fclk/2 ⁸	93.8 kHz
	Х	Х	Х	Х	1	0	0	1	fclk/29	46.9 kHz
	Х	Х	Х	Х	1	0	1	0	fclk/2 ¹⁰	23.4 kHz
	Х	Х	Х	Х	1	0	1	1	fclк/2 ¹¹	11.7 kHz
	Х	Х	Х	Х	1	1	0	0	fcьк/2 ¹²	5.86 kHz
	Х	Х	Х	Х	1	1	0	1	fcьк/2 ¹³	2.93 kHz
	Х	Х	Х	Х	1	1	1	0	fclк/2 ¹⁴	1.46 kHz
	Х	Х	Х	Х	1	1	1	1	fclк/2 ¹⁵	732 Hz
1	0	0	0	0	Х	Х	Х	Х	fclk	24 MHz
	0	0	0	1	Х	Х	Х	Х	fclk/2	12 MHz
	0	0	1	0	Х	Х	Х	Х	fclk/2 ²	6 MHz
	0	0	1	1	Х	Х	Х	Х	fclk/2 ³	3 MHz
	0	1	0	0	Х	Х	Х	Х	fclk/2 ⁴	1.5 MHz
	0	1	0	1	Х	Х	Х	Х	fclk/2 ⁵	750 kHz
	0	1	1	0	Х	Х	Х	Х	fclk/2 ⁶	375 kHz
	0	1	1	1	Χ	Х	Х	Χ	fclk/2 ⁷	187.5 kHz
	1	0	0	0	Х	Х	Х	Х	fclk/2 ⁸	93.8 kHz
	1	0	0	1	Х	Х	Х	Х	fclk/2 ⁹	46.9 kHz
	1	0	1	0	Х	Х	Х	Х	fclk/2 ¹⁰	23.4 kHz
	1	0	1	1	Х	Х	Х	Х	fcьк/2 ¹¹	11.7 kHz
	1	1	0	0	Х	Х	Х	Х	fcьк/2 ¹²	5.86 kHz
	1	1	0	1	Х	Х	Х	Х	fcьк/2 ¹³	2.93 kHz
	1	1	1	0	Х	Х	Х	Х	fськ/2 ¹⁴	1.46 kHz
	1	1	1	1	Х	Х	Х	Х	fськ/2 ¹⁵	732 Hz
		(Other th	nan abo	ove				Setting prohibited	

Note When changing the clock selected for fclk (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

Remarks 1. X: Don't care

2. m: Unit number (m = 0), n: Channel number (n = 0, 1), mn = 00, 01

12.5.9 Procedure for processing errors that occurred during Simplified SPI (CSI00, CSI01) communication

The procedure for processing errors that occurred during simplified SPI (CSI00, CSI01) communication is described in Figure 12-73.

Figure 12-73. Processing Procedure in Case of Overrun Error

Software Manipulation	Hardware Status	Remark			
Reads serial data register mn (SDRmn).—I	The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.			
Reads serial status register mn (SSRmn).		Error type is identified and the read value is used to clear error flag.			
Writes 1 to serial flag clear trigger register mn (SIRmn).	Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.			

Remark m: Unit number (m = 0), n: Channel number (n = 0, 1), mn = 00, 01

12.6 Operation of UART (UART0) Communication

This is a start-stop synchronization function using two lines: serial data transmission (TxD) and serial data reception (RxD) lines. By using these two communication lines, each data frame, which consist of a start bit, data, parity bit, and stop bit, is transferred asynchronously (using the internal baud rate) between the microcontroller and the other communication party. Full-duplex UART communication can be performed by using a channel dedicated to transmission (even-numbered channel) and a channel dedicated to reception (odd-numbered channel). The LIN-bus can be implemented by using timer array unit with an external interrupt (INTP0).

[Data transmission/reception]

- Data length of 7, 8, or 9 bits
- · Select the MSB/LSB first
- Level setting of transmit/receive data (selecting whether to reverse the level)
- · Parity bit appending and parity check functions
- Stop bit appending, stop bit check function

[Interrupt function]

- · Transfer end interrupt/buffer empty interrupt
- · Error interrupt in case of framing error, parity error, or overrun error

[Error detection flag]

• Framing error, parity error, or overrun error

In addition, UART0 reception (channel 1) supports the SNOOZE mode. When RxD0 pin input is detected while in the STOP mode, the SNOOZE mode makes data reception that does not require the CPU possible.

The LIN-bus is accepted in UART0 (channels 0 and 1).

[LIN-bus functions]

- Wakeup signal detection
- · Break field (BF) detection
- Sync field measurement, baud rate calculation

Using the external interrupt (INTP0) and timer array unit

UART0 uses channels 0 and 1.

Channel	Used as Simplified SPI (CSI)	Used as UART
0	CSI00	UART0 (supporting LIN-
1	CSI01	bus)

Caution When using serial array unit as UARTs, the channels of both the transmitting side (even-number channel) and the receiving side (odd-number channel) can be used only as UARTs.

UART performs the following four types of communication operations.

 UART transmission 	(See 12.6.1 .)
UART reception	(See 12.6.2.)
 LIN transmission 	(See 12.7.1.)
LIN reception	(See 12.7.2.)



12.6.1 UART transmission

UART transmission is an operation to transmit data from the RL78/L12 to another device asynchronously (start-stop synchronization).

Of two channels used for UART, the even channel is used for UART transmission.

UART	UART0
Target channel	Channel 0
Pins used	TxD0
Interrupt	INTST0
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	None
Transfer data length	7, 8, or 9 bits
Transfer rate	Max. fmck/6 [bps] (SDRmn [15:9] = 2 or more), Min. fcLk/ $(2 \times 2^{15} \times 128)$ [bps] Note
Data phase	Non-reverse output (default: high level) Reverse output (default: low level)
Parity bit	The following selectable No parity bit Appending 0 parity Appending even parity Appending odd parity
Stop bit	The following selectable • Appending 1 bit • Appending 2 bits
Data direction	MSB or LSB first

Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 30 ELECTRICAL SPECIFICATIONS (A, G: TA = -40 to +85°C) and CHAPTER 31 ELECTRICAL SPECIFICATIONS (G: TA = -40 to +105°C)).


Remarks 1. fmck: Operation clock frequency of target channel

fclk: System clock frequency

2. m: Unit number (m = 0), n: Channel number (n = 0), mn = 00

(1) Register setting

Figure 12-74. Example of Contents of Registers for UART Transmission of UART (UART0) (1/2)




Note When UART0 performs 9-bit communication (by setting the DLS001 and DLS000 bits of the SCR00 register to 1), bits 0 to 8 of the SDR00 register are used as the transmission data specification area.


Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0), q: UART number (q = 0), mn = 00
2. □: Setting is fixed in the UART transmission mode, □: Setting disabled (set to the initial value)
×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
0/1: Set to 0 or 1 depending on the usage of the user

Figure 12-74. Example of Contents of Registers for UART Transmission of UART (UART0) (2/2)

(e) Serial output register m (SOm) ... Sets only the bits of the target channel.



(f) Serial output enable register m (SOEm) ... Sets only the bits of the target channel to 1.



(g) Serial channel start register m (SSm) ... Sets only the bits of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm															SSm1	SSm0
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	×	0/1

Note Before transmission is started, be sure to set to 1 when the SOLm0 bit of the target channel is set to 0, and set to 0 when the SOLm0 bit of the target channel is set to 1. The value varies depending on the communication data during communication operation.

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 0), mn = 00

2.


Setting disabled (set to the initial value)

x: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 12-75. Initial Setting Procedure for UART Transmission



Starting setting to stop If there is any data being transferred, wait for No their completion. (Selective) TSFmn = 0? (If there is an urgent must stop, do not wait) Yes (Essential) Write 1 to the STmn bit of the target channel. Writing the STm register (SEmn = 0 : to operation stop status) Set the SOEmn bit to 0 and stop the output of (Essential) Changing setting of the SOEm register the target channel. The levels of the serial clock (CKOmn) and (Selective) Changing setting of the SOm register serial data (SOmn) on the target channel can be changed if necessitated by an emergency. Reset the serial array unit by stopping the (Selective) Setting the PER0 register clock supply to it. The master transmission is stopped. Stop setting is completed Go to the next processing.

Figure 12-76. Procedure for Stopping UART Transmission





Figure 12-77. Procedure for Resuming UART Transmission

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow (in single-transmission mode)

Figure 12-78. Timing Chart of UART Transmission (in Single-Transmission Mode)



Remark m: Unit number (m = 0), n: Channel number (n = 0), q: UART number (q = 0) mn = 00





Figure 12-79. Flowchart of UART Transmission (in Single-Transmission Mode)

(4) Processing flow (in continuous transmission mode)

Figure 12-80. Timing Chart of UART Transmission (in Continuous Transmission Mode)



Note If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

Caution The MDmn0 bit of serial mode register mn (SSRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it will be rewritten before the transfer end interrupt of the last transmit data.

Remark m: Unit number (m = 0), n: Channel number (n = 0), q: UART number (q = 0) mn = 00




Figure 12-81. Flowchart of UART Transmission (in Continuous Transmission Mode)

Remark <1> to <6> in the figure correspond to <1> to <6> in Figure 12-80 Timing Chart of UART Transmission (in Continuous Transmission Mode).

12.6.2 UART reception

UART reception is an operation wherein the RL78/L12 asynchronously receives data from another device (start-stop synchronization).

For UART reception, the odd-number channel of the two channels used for UART is used. The SMR register of both the odd- and even-numbered channels must be set.

UART	UART0
Target channel	Channel 1
Pins used	RxD0
Interrupt	INTSR0
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)
Error interrupt	INTSRE0
Error detection flag	Framing error detection flag (FEFmn) Parity error detection flag (PEFmn) Overrun error detection flag (OVFmn)
Transfer data length	7, 8 or 9 bits
Transfer rate	Max. f _{MCK} /6 [bps] (SDRmn [15:9] = 2 or more), Min. f _{CLK} /($2 \times 2^{15} \times 128$) [bps] Note
Data phase	Non-reverse output (default: high level) Reverse output (default: low level)
Parity bit	The following selectable No parity bit (no parity check) No parity judgment (0 parity) Appending even parity Appending odd parity
Stop bit	Appending 1 bit
Data direction	MSB or LSB first

Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 30 ELECTRICAL SPECIFICATIONS (A, G: TA = -40 to +85°C) and CHAPTER 31 ELECTRICAL SPECIFICATIONS (G: TA = -40 to +105°C)).


Remarks 1. fmck: Operation clock frequency of target channel

fclk: System clock frequency

2. m: Unit number (m = 0), n: Channel number (n = 1), mn = 01

(1) Register setting

Figure 12-82. Example of Contents of Registers for UART Reception of UART (UART0) (1/2)




Note When UART performs 9-bit communication, bits 0 to 8 of the SDRm1 register are used as the reception data specification area.

Caution For the UART reception, be sure to set the SMRmr register of channel r to UART transmission mode that is to be paired with channel n.


Remarks 1. m: Unit number (m = 0), n: Channel number (n = 1), mn = 01
r: Channel number (r = n − 1), q: UART number (q = 0)
2. □: Setting is fixed in the UART reception mode, □: Setting disabled (set to the initial value)
×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
0/1: Set to 0 or 1 depending on the usage of the user

Figure 12-82. Example of Contents of Registers for UART Reception of UART (UART0) (2/2)


(e) Serial output register m (SOm) ... The register that not used in this mode.



(f) Serial output enable register m (SOEm) ... The register that not used in this mode.



(g) Serial channel start register m (SSm) ... Sets only the bits of the target channel is 1.



Caution For the UART reception, be sure to set the SMRmr register of channel r to UART Transmission mode that is to be paired with channel n.

Remarks 1. m: Unit number (m = 0), n: Channel number (n = 1), mn = 01

r: Channel number (r = n - 1), q: UART number (q = 0)

2. : Setting is fixed in the UART reception mode, : Setting disabled (set to the initial value)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Starting initial setting

Setting the SCRmn register

Setting the SDRmn register

Setting port

Writing to the SSm register

Completing initial setting

Setting the PER0 register

Release the serial array unit from the reset status and start clock supply.

Setting the SPSm register

Set the operation clock.

Set an operation mode, etc.

Figure 12-83. Initial Setting Procedure for UART Reception

Set a communication format.

Set a transfer baud rate (setting the transfer clock by dividing the operation clock (fmck)).

Enable data input of the target channel by setting a port register and a port mode register.

Set the SSmn bit of the target channel to 1 and set the SEmn bit to 1 (to enable operation). Become wait for start bit detection.

Caution Set the RXEmn bit of SCRmn register to 1, and then be sure to set SSmn to 1 after 4 or more fclk clocks have elapsed.

Starting setting to stop If there is any data being transferred, wait for No their completion. (Selective) TSFmn = 0? (If there is an urgent must stop, do not wait) (Essential) Writing the STm register Write 1 to the STmn bit of the target channel. (SEmn = 0 : to operation stop status) To use the STOP mode, reset the serial array (Selective) Setting the PER0 register unit by stopping the clock supply to it. The master transmission is stopped. Stop setting is completed Go to the next processing.

Figure 12-84. Procedure for Stopping UART Reception





Figure 12-85. Procedure for Resuming UART Reception

Caution After is set RXEmn bit to 1 of SCRmn register, set the SSmn = 1 from an interval of at least four clocks of fmck.

Remark If PER0 is rewritten while stopping the master transmission and the clock supply is stopped, wait until the transmission target stops or transmission finishes, and then perform initialization instead of restarting the transmission.

(3) Processing flow

Figure 12-86. Timing Chart of UART Reception



Remark m: Unit number (m = 0), n: Channel number (n = 1), mn = 01 r: Channel number (r = n - 1), q: UART number (q = 0)




Figure 12-87. Flowchart of UART Reception

12.6.3 SNOOZE mode function

The SNOOZE mode makes the UART perform reception operations upon RxDq pin input detection while in the STOP mode. Normally the UART stops communication in the STOP mode. However, using the SNOOZE mode enables the UART to perform reception operations without CPU operation upon detection of the RxDq pin input.

Only the following channel can be set to the SNOOZE mode.

UARTO

When using UARTq in the SNOOZE mode, make the following settings before entering the STOP mode. (See Figure 12-90 Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0) and Figure 12-92 Flowchart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1).)

- In the SNOOZE mode, the baud rate setting for UART reception needs to be changed to a value different from that in normal operation. Set the SPSm register and bits 15 to 9 of the SDRmn register with reference to Table 12-3.
- Set the EOCmn and SSECmn bits. This is for enabling or stopping generation of an error interrupt (INTSRE0) when a communication error occurs.
- When using the SNOOZE mode function, set the SWCm bit of serial standby control register m (SSCm) to 1 just before switching to the STOP mode. After the initial setting has completed, set the SSm1 bit of serial channel start register m (SSm) to 1.
- A UARTq starts reception in SNOOZE mode on detecting input of the start bit on the RxDq pin following a transition
 of the CPU to the STOP mode.
- Cautions 1. The SNOOZE mode can only be used when the high-speed on-chip oscillator clock (fin) is selected for fclk.
 - 2. The transfer rate in the SNOOZE mode is only 4800 bps.
 - 3. When SWCm = 1, UARTq can be used only when the reception operation is started in the STOP mode. When used simultaneously with another SNOOZE mode function or interrupt, if the reception operation is started in a state other than the STOP mode, such as those given below, data may not be received correctly and a framing error or parity error may be generated.
 - When after the SWCm bit has been set to 1, the reception operation is started before the STOP mode is entered
 - . When the reception operation is started while another function is in the SNOOZE mode
 - When after returning from the STOP mode to normal operation due to an interrupt or other cause, the reception operation is started before the SWCm bit is returned to 0
 - 4. If a parity error, framing error, or overrun error occurs while the SSECm bit is set to 1, the PEFmn, FEFmn, or OVFmn flag is not set and an error interrupt (INTSREq) is not generated. Therefore, when the setting of SSECm = 1 is made, clear the PEFmn, FEFmn, or OVFmn flag before setting the SWC0 bit to 1 and read the value in bits 7 to 0 (RxDg register) of the SDRm1 register.
 - 5. The CPU shifts from the STOP mode to the SNOOZE mode on detecting the valid edge of the RxDq signal. Note, however, that transfer through the UART channel may not start and the CPU may remain in the SNOOZE mode if an input pulse on the RxDq pin is too short to be detected as a start bit. In such cases, data may not be received correctly, and this may lead to a framing error or parity error in the next UART transfer.

Table 12-3. Baud Rate Setting for UART Reception in SNOOZE Mode

	Baud Rate for UART Reception in SNOOZE Mode				
		Baud Ra	te of 4800 bps		
High-speed On-chip Oscillator (fін)	Operation Clock (fмск)	SDRmn[15:9]	Maximum Permissible Value	Minimum Permissible Value	
32 MHz ± 1.0% Note	fcьк/2 ⁵	105	2.27%	-1.53%	
24 MHz ± 1.0% Note	fclk/2 ⁵	79	1.60%	-2.18%	
16 MHz ± 1.0% Note	fclk/24	105	2.27%	-1.53%	
12 MHz ± 1.0% Note	fclk/24	79	1.60%	-2.19%	
8 MHz ± 1.0% Note	fclk/2 ³	105	2.27%	-1.53%	
6 MHz ± 1.0% Note	fclk/2 ³	79	1.60%	-2.19%	
4 MHz ± 1.0% Note	fclk/2 ²	105	2.27%	-1.53%	
3 MHz ± 1.0% Note	fclk/2 ²	79	1.60%	-2.19%	
2 MHz ± 1.0% Note	fclk/2	105	2.27%	-1.54%	
1 MHz ± 1.0% Note	fclk	105	2.27%	-1.57%	

Note When the accuracy of the clock frequency of the high-speed on-chip oscillator is $\pm 1.5\%$ or $\pm 2.0\%$, the permissible range becomes smaller as shown below.

- In the case of f_{IH} ± 1.5%, perform (Maximum permissible value − 0.5%) and (Minimum permissible value + 0.5%) to the values in the above table.
- In the case of f_{IH} ± 2.0%, perform (Maximum permissible value − 1.0%) and (Minimum permissible value + 1.0%) to the values in the above table.

Remark The maximum permissible value and minimum permissible value are permissible values for the baud rate in UART reception. The baud rate on the transmitting side should be set to fall inside this range.

(1) SNOOZE mode operation (EOCm1 = 0, SSECm = 0/1)

Because of the setting of EOCm1 = 0, even though a communication error occurs, an error interrupt (INTSREq) is not generated, regardless of the setting of the SSECm bit. A transfer end interrupt (INTSRq) will be generated.




Figure 12-88. Timing Chart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1)

Note Read the received data when SWCm = 1.

Caution Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm1 bit to 1 (clear the SEm1 bit and stop the operation).

After the receive operation completes, also clear the SWCm bit to 0 (SNOOZE mode release).

Remarks 1. <1> to <12> in the figure correspond to <1> to <12> in Figure 12-90 Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0).

2. m = 0; q = 0

(2) SNOOZE mode operation (EOCm1 = 1, SSECm = 0: Error interrupt (INTSREq) generation is enabled)

Because EOCm1 = 1 and SSECm = 0, an error interrupt (INTSREq) is generated when a communication error occurs.




Figure 12-89. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 0)

Note Read the received data when SWCm = 1.

Caution Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm1 bit to 1 (clear the SEm1 bit and stop the operation).

After the receive operation completes, also clear the SWCm bit to 0 (SNOOZE mode release).

Remarks 1. <1> to <12> in the figure correspond to <1> to <12> in Figure 12-90 Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0).

2. m = 0; q = 0

Setting start No Does TSFmn = 0 on all channels? Yes The operation of all channels is also stopped to switch to the Writing 1 to the STmn bit \rightarrow SEmn = 0 STOP mode. Normal operation Channel 1 is specified for UART reception. SAU default setting (EOCmn: Enable error interrupt.) Setting SSCm register <2> SNOOZE mode setting (SWCm = 1, SSECm = 0)Writing 1 to the SSmn bit <3> Communication wait status \rightarrow SEm1 = 1 Clear interrupt request flag (XXIF), reset interrupt mask (XXMK) Enable interrupt and set interrupt enable (IE = 1). folk supplied to the SAU is stopped. <4> Entered the STOP mode STOP mode <5> The valid edge of the RxDq pin detected (Entered the SNOOZE mode) SNOOZE mode Input of the start bit on the RxDq pin detected <6> (UARTq receive operation) <7> Transfer end interrupt (INTSRq) or <8> error interrupt (INTSREq) generated **INTSREq** INTSRq Reading receive data from <9> Reading receive data from The mode switches from SNOOZE to normal the SDRmn[7:0] bits (RXDq the SDRmn[7:0] bits (RXDq register) (8 bits) or the register) (8 bits) or the operation. SDRmn[8:0] bits (9 bits) SDRmn[8:0] bits (9 bits) Normal operation Writing 1 to the STm1 bit <10> To operation stop status (SEm1 = 0) Writing 1 to the STm1 bit Clear the SWCm bit to 0 <11> Clear the SWCm bit to 0 Reset SNOOZE mode setting. Error processing Set the SPSm register and bits 15 to 9 in the Change to the UART Change to the UART reception baud rate in reception baud rate in SDRm1 register. normal operation normal operation To communication wait status (SEmn = 1) Writing 1 to the SSmn bit <12> Writing 1 to the SSmn bit Normal operation Normal operation

Figure 12-90. Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0)

(Remarks are listed on the next page.)

- Remarks 1. <1> to <12> in the figure correspond to <1> to <12> in Figure 12-88 Timing Chart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1) and Figure 12-89 Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 0).
 - **2.** m = 0; q = 0
- (3) SNOOZE mode operation (EOCm1 = 1, SSECm = 1: Error interrupt (INTSREq) generation is stopped)

Because EOCm1 = 1 and SSECm = 1, an error interrupt (INTSREq) is not generated when a communication error occurs.




Figure 12-91. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)

Note Read the received data when SWCm = 1.

- Cautions 1. Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm1 bit to 1 (clear the SEm1 bit and stop the operation).

 After the receive operation completes, also clear the SWCm bit to 0 (SNOOZE mode release).
 - 2. If a parity error, framing error, or overrun error occurs while the SSECm bit is set to 1, the PEFm1, FEFm1, or OVFm1 flag is not set and an error interrupt (INTSREq) is not generated. Therefore, when the setting of SSECm = 1 is made, clear the PEFm1, FEFm1, or OVFm1 flag before setting the SWCm bit to 1 and read the value in SDRm1[7:0] (RXDq register) (8 bits) or SDRm1[8:0] (9 bits).
- Remarks 1. <1> to <11> in the figure correspond to <1> to <11> in Figure 12-92 Flowchart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1).
 - **2.** m = 0; q = 0




Figure 12-92. Flowchart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)

(Caution and Remarks are listed on the next page.)

- Caution If a parity error, framing error, or overrun error occurs while the SSECm bit is set to 1, the PEFm1, FEFm1, or OVFm1 flag is not set and an error interrupt (INTSREq) is not generated. Therefore, when the setting of SSECm = 1 is made, clear the PEFm1, FEFm1, or OVFm1 flag before setting the SWCm bit to 1 and read the value in SDRm1[7:0] (RXDq register) (8 bits) or SDRm1[8:0] (9 bits).
- Remarks 1. <1> to <11> in the figure correspond to <1> to <11> in Figure 12-91 Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1).
 - **2.** m = 0; q = 0

12.6.4 Calculating baud rate

(1) Baud rate calculation expression

The baud rate for UART (UART0) communication can be calculated by the following expressions.

(Baud rate) = {Operation clock (fmck) frequency of target channel} ÷ (SDRmn[15:9] + 1) ÷ 2 [bps]

Caution Setting serial data register mn (SDRmn) SDRmn[15:9] = (0000000B, 0000001B) is prohibited.

- Remarks 1. When UART is used, the value of SDRmn[15:9] is the value of bits 15 to 9 of the SDRmn register (0000010B to 1111111B) and therefore is 2 to 127.
 - 2. m: Unit number (m = 0), n: Channel number (n = 0, 1), mn = 00, 01

The operation clock (fMcK) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).

Table 12-4. Selection of Operation Clock For UART

SMRmn Register	SPSm Register							Operation (Clock (fMCK) Note	
CKSmn	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00		fclk = 24 MHz
0	Х	Х	Х	Х	0	0	0	0	fclk	24 MHz
	Х	Х	Х	Χ	0	0	0	1	fclk/2	12 MHz
	Х	Х	Х	Χ	0	0	1	0	fclk/2 ²	6 MHz
	Х	Х	Х	Х	0	0	1	1	fclk/2 ³	3 MHz
	Х	Х	Х	Х	0	1	0	0	fclk/2 ⁴	1.5 MHz
	Х	Х	Х	Х	0	1	0	1	fclk/2 ⁵	750 kHz
	Х	Х	Х	Χ	0	1	1	0	fclk/2 ⁶	375 kHz
	Х	Х	Х	Х	0	1	1	1	fclk/2 ⁷	187.5 kHz
	Х	Х	Х	Х	1	0	0	0	fclk/2 ⁸	93.8 kHz
	Х	Х	Х	Χ	1	0	0	1	fclk/2 ⁹	46.9 kHz
	Х	Х	Х	Х	1	0	1	0	fclk/2 ¹⁰	23.4 kHz
	Х	Х	Х	Х	1	0	1	1	fclk/2 ¹¹	11.7 kHz
	Х	Х	Х	Χ	1	1	0	0	fclk/2 ¹²	5.86 kHz
	Х	Х	Х	Х	1	1	0	1	fclk/2 ¹³	2.93 kHz
	Х	Х	Х	Х	1	1	1	0	fclk/2 ¹⁴	1.46 kHz
	Х	Х	Х	Х	1	1	1	1	fclk/2 ¹⁵	732 Hz
1	0	0	0	0	Х	Х	Х	Х	fclk	24 MHz
	0	0	0	1	Х	Х	Х	Х	fclk/2	12 MHz
	0	0	1	0	Х	Х	Х	Х	fclk/2 ²	6 MHz
	0	0	1	1	Х	Х	Х	Х	fclk/2 ³	3 MHz
	0	1	0	0	Х	Х	Х	Х	fclk/2 ⁴	1.5 MHz
	0	1	0	1	Х	Х	Х	Х	fclk/2 ⁵	750 kHz
	0	1	1	0	Χ	Х	Х	Х	fclk/2 ⁶	375 kHz
	0	1	1	1	Χ	Х	Х	Х	fclk/2 ⁷	187.5 kHz
	1	0	0	0	Х	Х	Х	Х	fclk/2 ⁸	93.8 kHz
	1	0	0	1	Х	Х	Х	Х	fclk/2 ⁹	46.9 kHz
	1	0	1	0	Х	Х	Х	Х	fcьк/2 ¹⁰	23.4 kHz
	1	0	1	1	Х	Х	Х	Х	fcьк/2 ¹¹	11.7 kHz
	1	1	0	0	Х	Х	Х	Х	fcьк/2 ¹²	5.86 kHz
	1	1	0	1	Х	Х	Х	Х	fcьк/2 ¹³	2.93 kHz
	1	1	1	0	Х	Х	Х	Х	fcьк/2 ¹⁴	1.46 kHz
	1	1	1	1	Х	Х	Х	Х	fcьк/2 ¹⁵	732 Hz
		(Other th	nan abo	ove				Setting prohibited	

Note When changing the clock selected for fclk (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

Remarks 1. X: Don't care

2. m: Unit number (m = 0), n: Channel number (n = 0, 1), mn = 00, 01

(2) Baud rate error during transmission

The baud rate error of UART (UART0) communication during transmission can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.

(Baud rate error) = (Calculated baud rate value) \div (Target baud rate) \times 100 – 100 [%]

Here is an example of setting a UART baud rate at fclk = 24 MHz.

UART Baud Rate	fclk = 24 MHz						
(Target Baud Rate)	Operation Clock (fмск)	SDRmn[15:9]	Calculated Baud Rate	Error from Target Baud Rate			
300 bps	fclk/29	77	300.48 bps	+0.16 %			
600 bps	fclk/28	77	600.96 bps	+0.16 %			
1200 bps	fclk/2 ⁷	77	1201.92 bps	+0.16 %			
2400 bps	fclk/2 ⁶	77	2403.85 bps	+0.16 %			
4800 bps	fclk/2 ⁵	77	4807.69 bps	+0.16 %			
9600 bps	fclk/2 ⁴	77	9615.38 bps	+0.16 %			
19200 bps	fclk/2 ³	77	19230.8 bps	+0.16 %			
31250 bps	fclk/2 ³	47	31250.0 bps	±0.0 %			
38400 bps	fclk/2 ²	77	38461.5 bps	+0.16 %			
76800 bps	fclk/2	77	76923.1 bps	+0.16 %			
153600 bps	fclk	77	153846 bps	+0.16 %			
312500 bps	fclk	37	315789 bps	±1.05 %			

Remark m: Unit number (m = 0), n: Channel number (n = 0), mn = 00

(3) Permissible baud rate range for reception

The permissible baud rate range for reception during UART (UART0) communication can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.

(Maximum receivable baud rate) =
$$\frac{2 \times k \times Nfr}{2 \times k \times Nfr - k + 2} \times Brate$$

(Minimum receivable baud rate) =
$$\frac{2 \times k \times (Nfr - 1)}{2 \times k \times Nfr - k - 2} \times Brate$$

Brate: Calculated baud rate value at the reception side (See 12.6.4 (1) Baud rate calculation expression.)


k: SDRmn[15:9] + 1

Nfr: 1 data frame length [bits]

= (Start bit) + (Data length) + (Parity bit) + (Stop bit)

Remark m: Unit number (m = 0), n: Channel number (n = 1), mn = 01

Figure 12-93. Permissible Baud Rate Range for Reception (1 Data Frame Length = 11 Bits)



As shown in Figure 12-93, the timing of latching receive data is determined by the division ratio set by bits 15 to 9 of serial data register mn (SDRmn) after the start bit is detected. If the last data (stop bit) is received before this latch timing, the data can be correctly received.

12.6.5 Procedure for processing errors that occurred during UART (UART0) communication

The procedure for processing errors that occurred during UART (UART0) communication is described in Figures 12-94 and 12-95.

Figure 12-94. Processing Procedure in Case of Parity Error or Overrun Error

Software Manipulation	Hardware Status	Remark
Reads serial data register mn (SDRmn).	The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		Error type is identified and the read value is used to clear error flag.
Writes 1 to serial flag clear trigger register mn (SIRmn).	Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.

Figure 12-95. Processing Procedure in Case of Framing Error

Software Manipulation	Hardware Status	Remark
Reads serial data register mn (SDRmn).	The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data.	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		Error type is identified and the read value is used to clear error flag.
Writes serial flag clear trigger register mn ⊣ (SIRmn).	► Error flag is cleared.	Error can be cleared only during reading, by writing the value read from the SSRmn register to the SIRmn register without modification.
Sets the STmn bit of serial channel stop- register m (STm) to 1.	The SEmn bit of serial channel enable status register m (SEm) is set to 0 and channel n stops operating.	
Synchronization with other party of communication		Synchronization with the other party of communication is re-established and communication is resumed because it is considered that a framing error has occurred because the start bit has been shifted.
Sets the SSmn bit of serial channel start register m (SSm) to 1.	The SEmn bit of serial channel enable status register m (SEm) is set to 1 and channel n is enabled to operate.	

Remark m: Unit number (m = 0), n: Channel number (n = 0, 1), mn = 00, 01

12.7 LIN Communication Operation

12.7.1 LIN transmission

UART0 transmission supports LIN communication.

For LIN transmission, channel 0 is used.

UART	UART0
Support of LIN communication	Supported
Target channel	Channel 0
Pins used	TxD0
Interrupt	INTST0
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.
Error detection flag	None
Transfer data length	8 bits
Transfer rate	Max. fmck/6 [bps] (SDR00 [15:9] = 2 or more), Min. fclk/ $(2 \times 2^{15} \times 128)$ [bps] Note
Data phase	Non-reverse output (default: high level) Reverse output (default: low level)
Parity bit	No parity bit
Stop bit	Appending 1 bit
Data direction	LSB first

Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 30 ELECTRICAL SPECIFICATIONS (A, G: T_A = -40 to +85°C) and CHAPTER 31 ELECTRICAL SPECIFICATIONS (G: T_A = -40 to +105°C)). In addition, LIN communication is usually 2.4/9.6/19.2 kbps is often used.

Remark fmck: Operation clock frequency of target channel

fclk: System clock frequency

LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps) serial communication protocol designed to reduce the cost of an automobile network.

Communication of LIN is single-master communication and up to 15 slaves can be connected to one master.

The slaves are used to control switches, actuators, and sensors, which are connected to the master via LIN.


Usually, the master is connected to a network such as CAN (Controller Area Network).

A LIN bus is a single-wire bus to which nodes are connected via transceiver conforming to ISO9141.

According to the protocol of LIN, the master transmits a frame by attaching baud rate information to it. A slave receives this frame and corrects a baud rate error from the master. If the baud rate error of a slave is within $\pm 15\%$, communication can be established.

Figure 12-96 outlines a transmission operation of LIN.





Notes 1. Data of 80H is transmitted.

2. A break field is defined to have a width of 13 bits and output a low level. Where the baud rate for main transfer is N [bps], therefore, the baud rate of the break field is calculated as follows.

(Baud rate of break field) = $9/13 \times N$

By transmitting data of 00H at this baud rate, a break field is generated.

3. INTST0 is output upon completion of transmission.

Remark The interval between fields is controlled by software.




Figure 12-97. Flowchart for LIN Transmission

Note When LIN-bus start from sleep status only

Remark Default setting of the UART is complete, and the flow from the transmission enable status.

12.7.2 LIN reception

UART0 reception supports LIN communication.

For LIN reception, channel 1 is used.

UART	UART0
Support of LIN communication	Supported
Target channel	Channel 1
Pins used	RxD0
Interrupt	INTSR0
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)
Error interrupt	INTSRE0
Error detection flag	Framing error detection flag (FEF01) Overrun error detection flag (OVF01)
Transfer data length	8 bits
Transfer rate	Max. fмcк/6 [bps] (SDR01 [15:9] = 2 or more), Min. fcLк/(2 × 2 ¹⁵ × 128) [bps] Note
Data phase	Non-reverse output (default: high level) Reverse output (default: low level)
Parity bit	No parity bit (The parity bit is not checked.)
Stop bit	Check the first bit
Data direction	LSB first

Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics in the electrical specifications (see CHAPTER 30 ELECTRICAL SPECIFICATIONS (A, G: T_A = -40 to +85°C) and CHAPTER 31 ELECTRICAL SPECIFICATIONS (G: T_A = -40 to +105°C)).

Remark fmck: Operation clock frequency of target channel

fclk: System clock frequency

Figure 12-98 outlines a reception operation of LIN.




Figure 12-98. Reception Operation of LIN

Here is the flow of signal processing.

- <1> The wakeup signal is detected by detecting an interrupt edge (INTP0) on a pin. When the wakeup signal is detected, change TM05 to pulse width measurement upon detection of the wakeup signal to measure the low-level width of the BF signal. Then wait for BF signal reception.
- <2> TM05 starts measuring the low-level width upon detection of the falling edge of the BF signal, and then captures the data upon detection of the rising edge of the BF signal. The captured data is used to judge whether it is the BF signal.
- <3> When BF reception has been correctly completed, start channel 5 of the timer array unit and measure the bit interval (pulse width) of the sync field (see **6.8.4 Operation as input pulse interval measurement**).
- <4> Calculate a baud rate error from the bit interval of sync field (SF). Stop UART0 once and adjust (re-set) the baud rate.
- <5> The checksum field should be distinguished by software. In addition, processing to initialize UART0 after the checksum field is received and to wait for reception of BF should also be performed by software.




Figure 12-99. Flowchart for LIN Reception

Note Required in the sleep status only.

Figure 12-100 and figure 12-101 show the configuration of a port that manipulates reception of LIN.

The wakeup signal transmitted from the master of LIN is received by detecting an edge of an external interrupt (INTP0). The length of the sync field transmitted from the master can be measured by using the external event capture operation of the timer array unit to calculate a baud-rate error.

By controlling switch of port input (ISC0/ISC1), the input source of port input (RxD0) for reception can be input to the external interrupt pin (INTP0) and timer array unit

Selector P11/RxD0 ① RXD0 input Port mode (PM11) Output latch (P11) Selector P137/INTP0 (0)-► INTP0 input Port input switch control (ISC0) <ISC0> 0: Selects INTP0 (P137) 1: Selects RxD0 (P11) Input controller Channel 5 input of timer array unit Port input switch control (ISC1) <ISC1> 0: Do not use a timer input signal for channel 5 1: Selects RxD0 (P11)

Figure 12-100. Port Configuration for Manipulating Reception of LIN (32, 44, 48-pin)

Remark ISC0, ISC1: Bits 0 and 1 of the input switch control register (ISC) (See Figure 12-19.)




Figure 12-101. Port Configuration for Manipulating Reception of LIN (52-, 64-pin)

Remark ISC0, ISC1: Bits 0 and 1 of the input switch control register (ISC) (See Figure 12-19.)

The peripheral functions used for the LIN communication operation are as follows.

<Peripheral functions used>

- External interrupt (INTP0); Wakeup signal detection
 - Usage: To detect an edge of the wakeup signal and the start of communication
- Channel 5 of timer array unit; Baud rate error detection, break field detection.
 - Usage: To detect the length of the sync field (SF) and divide it by the number of bits in order to detect an error (The interval of the edge input to RxD0 is measured in the capture mode.)
 - Measured the low-level width, determine whether break field (BF).
- Channels 0 and 1 (UART0) of serial array unit (SAU)

CHAPTER 13 SERIAL INTERFACE IICA

13.1 Functions of Serial Interface IICA

Serial interface IICA has the following three modes.

(1) Operation stop mode

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

(2) I²C bus mode (multimaster supported)

This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCLA0) line and a serial data bus (SDAA0) line.

This mode complies with the I^2C bus format and the master device can generated "start condition", "address", "transfer direction specification", "data", and "stop condition" data to the slave device, via the serial data bus. The slave device automatically detects these received status and data by hardware. This function can simplify the part of application program that controls the I^2C bus.

Since the SCLA0 and SDAA0 pins are used for open drain outputs, serial interface IICA requires pull-up resistors for the serial clock line and the serial data bus line.

(3) Wakeup mode

The STOP mode can be released by generating an interrupt request signal (INTIICA0) when an extension code from the master device or a local address has been received while in STOP mode. This can be set by using the WUP0 bit of IICA control register 01 (IICCTL01).

Figure 13-1 shows a block diagram of serial interface IICA.




Figure 13-1. Block Diagram of Serial Interface IICA

Figure 13-2 shows a serial bus configuration example.

+ VDD + VDD Serial data bus Master CPU2 Master CPU1 SDAA0 SDAA0 Slave CPU1 Slave CPU2 Serial clock SCLA0 SCLA0 Address 0 Address 1 SDAA0 Slave CPU3 Address 2 SCLA0 SDAA0 Slave IC Address 3 SCLA0 SDAA0 Slave IC Address N SCLA0

Figure 13-2. Serial Bus Configuration Example Using I²C Bus

13.2 Configuration of Serial Interface IICA

Serial interface IICA includes the following hardware.

Table 13-1. Configuration of Serial Interface IICA

Item	Configuration
Registers	IICA shift register 0 (IICA0) Slave address register 0 (SVA0)
Control registers	Peripheral enable register 0 (PER0) IICA control register 00 (IICCTL00) IICA status register 0 (IICS0) IICA flag register 0 (IICF0) IICA control register 01 (IICCTL01) IICA low-level width setting register 0 (IICWL0) IICA high-level width setting register 0 (IICWH0) Port mode register 6 (PM6) Port register 6 (P6)

(1) IICA shift register 0 (IICA0)


The IICA0 register is used to convert 8-bit serial data to 8-bit parallel data and vice versa in synchronization with the serial clock. The IICA0 register can be used for both transmission and reception.

The actual transmit and receive operations can be controlled by writing and reading operations to the IICA0 register. Cancel the clock stretch state and start data transfer by writing data to the IICA0 register during the clock stretch period.

The IICA0 register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears IICA0 to 00H.

Figure 13-3. Format of IICA Shift Register 0 (IICA0)



- Cautions 1. Do not write data to the IICA0 register during data transfer.
 - 2. Write or read the IICA0 register only during the clock stretch period. Accessing the IICA0 register in a communication state other than during the clock stretch period is prohibited. When the device serves as the master, however, the IICA0 register can be written only once after the communication trigger bit (STT0) is set to 1.
 - 3. When communication is reserved, write data to the IICA0 register after the interrupt triggered by a stop condition is detected.

(2) Slave address register 0 (SVA0)

This register stores seven bits of local addresses {A6, A5, A4, A3, A2, A1, A0} when in slave mode.

The SVA0 register can be set by an 8-bit memory manipulation instruction.

However, rewriting to this register is prohibited while STD0 = 1 (while the start condition is detected).

Reset signal generation clears the SVA0 register to 00H.

Figure 13-4. Format of Slave Address Register 0 (SVA0)

Address: F0234H (SVA0) After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
SVA0	A6	A5	A4	А3	A2	A1	A0	O ^{Note}

Note Bit 0 is fixed to 0.

(3) SO latch

The SO latch is used to retain the SDAA0 pin's output level.

(4) Wakeup controller

This circuit generates an interrupt request (INTIICA0) when the address received by this register matches the address value set to the slave address register 0 (SVA0) or when an extension code is received.

(5) Serial clock counter

This counter counts the serial clocks that are output or input during transmit/receive operations and is used to verify that 8-bit data was transmitted or received.

(6) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIICA0).

An I²C interrupt request is generated by the following two triggers.

- Falling edge of eighth or ninth clock of the serial clock (set by the WTIM0 bit)
- · Interrupt request generated when a stop condition is detected (set by the SPIE0 bit)

Remark WTIM0 bit: Bit 3 of IICA control register 00 (IICCTL00)

SPIE0 bit: Bit 4 of IICA control register 00 (IICCTL00)

(7) Serial clock controller

In master mode, this circuit generates the clock output via the SCLA0 pin from a sampling clock.

(8) Clock stretch controller

This circuit controls the timing of clock stretching.

(9) ACK generator, stop condition detector, start condition detector, and ACK detector

These circuits generate and detect each status.

(10) Data hold time correction circuit

This circuit generates the hold time for data corresponding to the falling edge of the serial clock.



(11) Start condition generator

This circuit generates a start condition when the STT0 bit is set to 1.

However, in the communication reservation disabled status (IICRSV bit = 1), when the bus is not released (IICBSY bit = 1), start condition requests are ignored and the STCF bit is set to 1.

(12) Stop condition generator

This circuit generates a stop condition when the SPT0 bit is set to 1.

(13) Bus status detector

This circuit detects whether or not the bus is released by detecting start conditions and stop conditions.

However, as the bus status cannot be detected immediately following operation, the initial status is set by the STCEN bit.

Remark STT0 bit: Bit 1 of IICA control register 00 (IICCTL00)

SPT0 bit: Bit 0 of IICA control register 00 (IICCTL00)

IICRSV bit: Bit 0 of IICA flag register 0 (IICF0)
IICBSY bit: Bit 6 of IICA flag register 0 (IICF0)
STCF bit: Bit 7 of IICA flag register 0 (IICF0)
STCEN bit: Bit 1 of IICA flag register 0 (IICF0)

13.3 Registers Controlling Serial Interface IICA

Serial interface IICA is controlled by the following eight registers.

- · Peripheral enable register 0 (PER0)
- IICA control register 00 (IICCTL00)
- IICA flag register 0 (IICF0)
- · IICA status register 0 (IICS0)
- IICA control register 01 (IICCTL01)
- IICA low-level width setting register 0 (IICWL0)
- IICA high-level width setting register 0 (IICWH0)
- · Port mode register 6 (PM6)
- · Port register 6 (P6)

13.3.1 Peripheral enable register 0 (PER0)

This register is used to enable or disable supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When serial interface IICA0 is used, be sure to set bit 4 (IICA0EN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 13-5. Format of Peripheral Enable Register 0 (PER0)

Address: F00	F0H (PER0)	After reset: 00H	H R/W					
Symbol	<7>	6	<5>	<4>	3	<2>	1	<0>
PER0	RTCEN	0	ADCEN	IICA0EN	0	SAU0EN	0	TAU0EN

IICA0EN	Control of serial interface IICA0 input clock supply	
0	Stops input clock supply. SFR used by serial interface IICA0 cannot be written. Serial interface IICA0 is in the reset status.	
1	Enables input clock supply. • SFR used by serial interface IICA0 can be read/written.	

- Cautions 1. When setting serial interface IICA0, be sure to set the following registers first while the IICAnEN bit is set to 1. If IICAnEN = 0, the control registers of serial interface IICA are set to their initial values, and writing to them is ignored (except for port mode register 6 (PM6) and port register 6 (P6)).
 - IICA control register n0 (IICCTLn0)
 - IICA flag register n (IICFn)
 - IICA status register n (IICSn)
 - IICA control register n1 (IICCTLn1)
 - IICA low-level width setting register n (IICWLn)
 - IICA high-level width setting register n (IICWHn)
 - IICA shift register n (IICAn)
 - Slave address register n (SVAn)
 - 2. Be sure to clear the bits1, 3, and 6 to 0.

13.3.2 IICA control register 00 (IICCTL00)

This register is used to enable/stop I²C operations, set clock stretching timing, and set other I²C operations.

The IICCTL00 register can be set by a 1-bit or 8-bit memory manipulation instruction. However, set the SPIE0, WTIM0, and ACKE0 bits while IICE0 = 0 or during the clock stretch period. These bits can be set at the same time when the IICE0 bit is set from "0" to "1".

Reset signal generation clears this register to 00H.

Figure 13-6. Format of IICA Control Register 00 (IICCTL00) (1/4)

Address: F0230H (IICCTL00) After reset: 00H R/W <5> Symbol <7> <4> <3> <2> <0> <1> IICCTL00 IICE0 LREL0 WREL0 SPIE0 WTIM0 ACKE0 STT0 SPT0

IICE0	I ² C operation enable		
0	Stop operation. Reset the IICA status register 0 (IICS0)Note 1. Stop internal operation.		
1	Enable operation.		
Be sure to s	Be sure to set this bit (1) while the SCLA0 and SDAA0 lines are at high level.		
Condition fo	Condition for clearing (IICE0 = 0) Condition for setting (IICE0 = 1)		
Cleared by instruction Reset		Set by instruction	

LREL0 Notes 2, 3	Exit from communications
0	Normal operation
1	This exits from the current communications and sets standby mode. This setting is automatically cleared to 0 after being executed. Its uses include cases in which a locally irrelevant extension code has been received. The SCLA0 and SDAA0 lines are set to high impedance. The following flags of IICA control register 00 (IICCTL00) and the IICA status register 0 (IICS0) are cleared to 0. • STT0 • SPT0 • MSTS0 • EXC0 • COI0 • TRC0 • ACKD0 • STD0

The standby mode following exit from communications remains in effect until the following communications entry conditions are met.

- After a stop condition is detected, restart is in master mode.
- An address match or extension code reception occurs after the start condition.

Condition for clearing (LREL0 = 0)	Condition for setting (LREL0 = 1)
Automatically cleared after execution	Set by instruction
Reset	

WREL0 Notes 2, 3	Clock stretching cancellation		
0	Do not cancel clock stretching		
1	Cancel clock stretching. This setting is automatically cleared after clock stretching is canceled.		
	When the WREL0 bit is set (clock stretching canceled) during the clock stretch period at the ninth clock pulse in the transmission status (TRC0 = 1), the SDAA0 line goes into the high impedance state (TRC0 = 0).		
Condition for clearing (WREL0 = 0)		Condition for setting (WREL0 = 1)	
Automatically cleared after execution Reset		Set by instruction	

- **Notes 1.** The IICA status register 0 (IICS0), the STCF and IICBSY bits of the IICA flag register 0 (IICF0), and the CLD0 and DAD0 bits of IICA control register 01 (IICCTL01) are reset.
 - 2. The signal of this bit is invalid while IICE0 is 0.
 - 3. When the LREL0 and WREL0 bits are read, 0 is always read.

Caution If the operation of I²C is enabled (IICE0 = 1) when the SCLA0 line is high level, the SDAA0 line is low level, and the digital filter is turned on (DFC0 bit of IICCTL01 register = 1), a start condition will be inadvertently detected immediately. In this case, set (1) the LREL0 bit by using a 1-bit memory manipulation instruction immediately after enabling operation of I²C (IICE0 = 1).

Figure 13-6. Format of IICA Control Register 00 (IICCTL00) (2/4)

SPIE0 ^{Note 1}	Enable/disable generation of interrupt request when stop condition is detected		
0	Disable		
1	Enable		
If the WUP(If the WUP0 bit of IICA control register 01 (IICCTL01) is 1, no stop condition interrupt will be generated even if SPIE0 = 1.		
Condition fo	Condition for clearing (SPIE0 = 0) Condition for setting (SPIE0 = 1)		
Cleared by instruction Reset		Set by instruction	

WTIM0 ^{Note 1}	Control of clock stretching and interrupt request generation			
0	Interrupt request is generated at the eighth clock's falling edge. Master mode: After output of eight clocks, clock output is set to low level and clock stretching is set. Slave mode: After input of eight clocks, the clock is set to low level and clock stretching is set for master device.			
1	Interrupt request is generated at the ninth clock's falling edge. Master mode: After output of nine clocks, clock output is set to low level and clock stretching is set. Slave mode: After input of nine clocks, the clock is set to low level and clock stretching is set for master device.			
this bit. The stretching is received a (ACK) is issued.	An interrupt is generated at the falling edge of the ninth clock during address transfer independently of the setting of this bit. The setting of this bit is valid when the address transfer is completed. When in master mode, a clock stretching is inserted at the falling edge of the ninth clock during address transfers. For a slave device that has received a local address, a clock stretching is inserted at the falling edge of the ninth clock after an acknowledge (ACK) is issued. However, when the slave device has received an extension code, a clock stretching is inserted at the falling edge of the eighth clock.			
Condition fo	Condition for clearing (WTIM0 = 0) Condition for setting (WTIM0 = 1)			
Cleared bReset	 Cleared by instruction Reset 			

ACKE0 Notes 1, 2	Acknowledgment control		
0	Disable acknowledgment.		
1	Enable acknowledgment. During the ninth clock period, the SDAA0 line is set to low level.		
Condition fo	or clearing (ACKE0 = 0)	Condition for setting (ACKE0 = 1)	
Cleared by instruction Reset		Set by instruction	

Notes 1. The signal of this bit is invalid while IICE0 is 0. Set this bit during that period.

2. The set value is invalid during address transfer and if the code is not an extension code.
When the device serves as a slave and the addresses match, an acknowledgment is generated regardless of the set value.

Figure 13-6. Format of IICA Control Register 00 (IICCTL00) (3/4)

STT0 Notes 1, 2	Start condition trigger		
0	Do not generate a start condition.		
1	When bus is released (in standby state, when IICBSY = 0): If this bit is set (1), a start condition is generated (startup as the master). When a third party is communicating: • When communication reservation function is enabled (IICRSV = 0) Functions as the start condition reservation flag. When set to 1, automatically generates a start condition after the bus is released. • When communication reservation function is disabled (IICRSV = 1) Even if this bit is set (1), the STT0 bit is cleared and the STT0 clear flag (STCF) is set (1). No start condition is generated. In the clock stretch state (when master device):		
For masteFor masteCannot be	Generates a restart condition after releasing the clock stretching. Cautions concerning set timing For master reception: Cannot be set to 1 during transfer. Can be set to 1 only in the clock stretch period when the ACKE0 bit has been cleared to 0 and slave has been notified of final reception. For master transmission: A start condition cannot be generated normally during the acknowledge period. Set to 1 during the clock stretch period that follows output of the ninth clock. Cannot be set to 1 at the same time as stop condition trigger (SPT0).		
	0 is set to 1, setting it again (1) before the clear or clearing (STT0 = 0)	Condition for setting (STT0 = 1)	
Cleared by setting the STT0 bit to 1 while communication reservation is prohibited. Cleared by loss in arbitration Cleared after start condition is generated by master device Cleared by LREL0 = 1 (exit from communications) When IICE0 = 0 (operation stop) Reset		• Set by instruction	

Notes $\,$ 1. The signal of this bit is invalid while IICE0 is 0.

2. The STTn bit is always read as 0.

Remarks 1. Bit 1 (STT0) becomes 0 when it is read after data setting.

2. IICRSV: Bit 0 of IIC flag register 0 (IICF0) STCF: Bit 7 of IIC flag register 0 (IICF0)

Figure 13-6. Format of IICA Control Register 00 (IICCTL00) (4/4)

SPT0 Note	Stop condition trigger			
0	Stop condition	Stop condition is not generated.		
1	Stop condition	is generated (termination of mas	ter device's transfer).	
Cautions co	ncerning set tin	ning		
 For maste 	r reception:	Cannot be set to 1 during transfe	er.	
		Can be set to 1 only in the clock	stretch period when the ACKE0 bit has been cleared to 0	
		and slave has been notified of fi	nal reception.	
 For maste 	r transmission:	A stop condition cannot be gene	erated normally during the acknowledge period.	
		Therefore, set it during the clock	stretch period that follows output of the ninth clock.	
 Cannot be 	Cannot be set to 1 at the same time as start condition trigger (STT0).			
• The SPT0	bit can be set t	o 1 only when in master mode.		
When the	WTIM0 bit has	been cleared to 0, if the SPT0 bit	is set to 1 during the clock stretch period that follows	
output of e	eight clocks, not	e that a stop condition will be ger	nerated during the high-level period of the ninth clock.	
The WTIM	10 bit should be	changed from 0 to 1 during the c	lock stretch period following the output of eight clocks,	
and the SI	PT0 bit should b	e set to 1 during the clock stretch	n period that follows the output of the ninth clock.	
Once STT	0 is set to 1, se	tting it again (1) before the clear	condition is met is not allowed.	
Condition fo	for clearing (SPT0 = 0) Condition for setting (SPT0 = 1)			
Cleared by	Cleared by loss in arbitration		Set by instruction	
 Automatic 	Automatically cleared after stop condition is detected		,	
• Cleared by	y LREL0 = 1 (ex	kit from communications)		
When IICE	E0 = 0 (operatio	n stop)		
• Reset				

 $\textbf{Note} \ \ \text{The SPTn bit is always read as 0}.$

Caution When bit 3 (TRC0) of the IICA status register 0 (IICS0) is set to 1 (transmission status), bit 5 (WREL0) of IICA control register 00 (IICCTL00) is set to 1 during the ninth clock and clock stretching is canceled, after which the TRC0 bit is cleared (reception status) and the SDAA0 line is set to high impedance. Release the clock stretch performed while the TRC0 bit is 1 (transmission status) by writing to the IICA shift register 0.

Remark Bit 0 (SPT0) becomes 0 when it is read after data setting.

13.3.3 IICA status register 0 (IICS0)

This register indicates the status of I²C.

The IICS0 register is read by a 1-bit or 8-bit memory manipulation instruction only when STT0 = 1 and during the clock stretch period.

Reset signal generation clears this register to 00H.

Caution Reading the IICS0 register while the address match wakeup function is enabled (WUP0 = 1) in STOP mode is prohibited. When the WUP0 bit is changed from 1 to 0 (wakeup operation is stopped), regardless of the INTIICA0 interrupt request, the change in status is not reflected until the next start condition or stop condition is detected. To use the wakeup function, therefore, enable (SPIE0 = 1) the interrupt generated by detecting a stop condition and read the IICS0 register after the interrupt has been detected.

Remark STT0: bit 1 of IICA control register 00 (IICCTL00)

WUP0: bit 7 of IICA control register 01 (IICCTL01)

Figure 13-7. Format of IICA Status Register 0 (IICS0) (1/3)

Address: FFF51H (IICS0) After reset: 00H <6> <5> <4> <1> <0> Symbol <7> <3> <2> IICS0 MSTS0 ALD0 EXC0 CO₁₀ TRC0 ACKD0 STD0 SPD0

MSTS0	Master status check flag			
0	Slave device status or communication standby status			
1	Master device communication status			
Condition f	for clearing (MSTS0 = 0) Condition for setting (MSTS0 = 1)			
When ALCleared b	stop condition is detected D0 = 1 (arbitration loss) by LREL0 = 1 (exit from communications) EIICE0 bit changes from 1 to 0 (operation	When a start condition is generated		

ALD0	Detection of arbitration loss		
0	This status means either that there was no arbitration or that the arbitration result was a "win".		
1	This status indicates the arbitration result was a "loss". The MSTS0 bit is cleared.		
Condition f	ondition for clearing (ALD0 = 0) Condition for setting (ALD0 = 1)		
Automatically cleared after the IICS0 register is read Note		When the arbitration result is a "loss".	
When the IICE0 bit changes from 1 to 0 (operation stop) Reset			

Note This register is also cleared when a 1-bit memory manipulation instruction is executed for bits other than the IICS0 register. Therefore, when using the ALD0 bit, read the data of this bit before the data of the other bits.

Remark LREL0: Bit 6 of IICA control register 00 (IICCTL00)

IICE0: Bit 7 of IICA control register 00 (IICCTL00)

Figure 13-7. Format of IICA Status Register 0 (IICS0) (2/3)

EXC0	Detection of extension code reception		
0	Extension code was not received.		
1	Extension code was received.		
Condition for	or clearing (EXC0 = 0)	Condition for setting (EXC0 = 1)	
When a start condition is detected When a stop condition is detected Cleared by LREL0 = 1 (exit from communications) When the IICE0 bit changes from 1 to 0 (operation stop) Reset		When the higher four bits of the received address data is either "0000" or "1111" (set at the rising edge of the eighth clock).	

COI0	Detection of matching addresses			
0	Addresses do not match.			
1	Addresses match.			
Condition for clearing (COI0 = 0)		Condition for setting (COI0 = 1)		
When a start condition is detected When a stop condition is detected Cleared by LREL0 = 1 (exit from communications) When the IICE0 bit changes from 1 to 0 (operation stop) Reset		When the received address matches the local address (slave address register 0 (SVA0)) (set at the rising edge of the eighth clock).		

TRC0	Detection of transmit/receive status		
0	Receive status (other than transmit status). The SDAA0 line is set for high impedance.		
1	Transmit status. The value in the SO0 latch the falling edge of the first byte's ninth clock	is enabled for output to the SDAA0 line (valid starting at).	
Condition f	or clearing (TRC0 = 0)	Condition for setting (TRC0 = 1)	
When a set of Cleared It is top) Cleared It is top) Cleared It is top) Cleared It is top) Reset of Cleared It is top) Reset of Cleared It is top) Master of Clea	ter and slave> stop condition is detected by LREL0 = 1 (exit from communications) e IICE0 bit changes from 1 to 0 (operation by WREL0 = 1 ^{Note} (clock stretching cancel) e ALD0 bit changes from 0 to 1 (arbitration used for communication (MSTS0, EXC0, COI0 is output to the first byte's LSB (transfer specification bit) start condition is detected is input to the first byte's LSB (transfer specification bit)	When a start condition is generated When 0 (master transmission) is output to the LSB (transfer direction specification bit) of the first byte (during address transfer) Slave> When 1 (slave transmission) is input to the LSB (transfer direction specification bit) of the first byte from the master (during address transfer)	

Note When bit 3 (TRC0) of the IICA status register 0 (IICS0) is set to 1 (transmission status), bit 5 (WREL0) of IICA control register 00 (IICCTL00) is set to 1 during the ninth clock and clock stretching is canceled, after which the TRC0 bit is cleared (reception status) and the SDAA0 line is set to high impedance. Release the clock stretching performed while the TRC0 bit is 1 (transmission status) by writing to the IICA shift register 0.

Remark LREL0: Bit 6 of IICA control register 00 (IICCTL00)
IICE0: Bit 7 of IICA control register 00 (IICCTL00)

Figure 13-7. Format of IICA Status Register 0 (IICS0) (3/3)

ACKD0	Detection of acknowledge (ACK)		
0	Acknowledge was not detected.		
1	Acknowledge was detected.		
Condition for	Condition for clearing (ACKD0 = 0) Condition for setting (ACKD0 = 1)		
At the risi Cleared by	top condition is detected ng edge of the next byte's first clock by LREL0 = 1 (exit from communications) HICE0 bit changes from 1 to 0 (operation	After the SDAA0 line is set to low level at the rising edge of SCLA0 line's ninth clock	

STD0	Detection of start condition		
0	Start condition was not detected.		
1	Start condition was detected. This indicates that the address transfer period is in effect.		
Condition 1	for clearing (STD0 = 0) Condition for setting (STD0 = 1)		
At the ris followingCleared I	stop condition is detected ing edge of the next byte's first clock address transfer by LREL0 = 1 (exit from communications) IICE0 bit changes from 1 to 0 (operation	When a start condition is detected	

SPD0	Detection of stop condition		
0	Stop condition was not detected.		
1	Stop condition was detected. The master device's communication is terminated and the bus is released.		
Condition f	ndition for clearing (SPD0 = 0) Condition for setting (SPD0 = 1)		
clock follo start cond • When the	ing edge of the address transfer byte's first owing setting of this bit and detection of a dition WUP0 bit changes from 1 to 0 IICE0 bit changes from 1 to 0 (operation	When a stop condition is detected	

Remark LREL0: Bit 6 of IICA control register 00 (IICCTL00)

IICE0: Bit 7 of IICA control register 00 (IICCTL00)

13.3.4 IICA flag register 0 (IICF0)

This register sets the operation mode of I^2C and indicates the status of the I^2C bus.

The IICF0 register can be set by a 1-bit or 8-bit memory manipulation instruction. However, the STT0 clear flag (STCF) and I^2C bus status flag (IICBSY) bits are read-only.

The IICRSV bit can be used to enable/disable the communication reservation function.

The STCEN bit can be used to set the initial value of the IICBSY bit.

The IICRSV and STCEN bits can be written only when the operation of I^2C is disabled (bit 7 (IICE0) of IICA control register 00 (IICCTL00) = 0). When operation is enabled, the IICF0 register can be read.

Reset signal generation clears this register to 00H.

Figure 13-8. Format of IICA Flag Register 0 (IICF0)

Address	: FFF52H	(IICF0)	After rese	t: 00H	R/W ^{Note}			
Symbol	<7>	<6>	5	4	3	2	<1>	<0>
IICF0	STCF0	IICBSY0	0	0	0	0	STCEN0	IICRSV0

STCF0	STT0 clear flag		
0	Generate start condition		
1	Start condition generation unsuccessful: clear the STT0 flag		
Condition for clearing (STCF0 = 0)		Condition for setting (STCF0 = 1)	
Cleared by STT0 = 1 When IICE0 = 0 (operation stop) Reset		Generating start condition unsuccessful and the STT0 bit cleared to 0 when communication reservation is disabled (IICRSV0 = 1).	

IICBSY0	I ² C bus status flag		
0	Bus release status (communication initial status when STCEN0 = 1)		
1	Bus communication status (communication initial status when STCEN0 = 0)		
Condition	ndition for clearing (IICBSY0 = 0) Condition for setting (IICBSY0 = 1)		
Detection of stop condition When IICE0 = 0 (operation stop) Reset		 Detection of start condition Setting of the IICE0 bit when STCEN0 = 0 	

STCEN0	Initial start enable trigger			
0	After operation is enabled (IICE0 = 1), enable generation of a start condition upon detection of a stop condition.			
1	After operation is enabled (IICE0 = 1), enable generation of a start condition without detecting a stop condition.			
Condition	for clearing (STCEN0 = 0)	Condition for setting (STCEN0 = 1)		
Cleared by instruction Detection of start condition Reset		Set by instruction		

IICRSV0	Communication reservation function disable bit				
0	Enable communication reservation				
1	Disable communication reservation				
Condition for clearing (IICRSV0 = 0)		Condition for setting (IICRSV0 = 1)			
Cleared by instruction Reset		Set by instruction			

Note Bits 6 and 7 are read-only.

Cautions 1. Write to the STCEN bit only when the operation is stopped (IICE0 = 0).

- 2. As the bus release status (IICBSY = 0) is recognized regardless of the actual bus status when STCEN = 1, when generating the first start condition (STT0 = 1), it is necessary to verify that no third party communications are in progress in order to prevent such communications from being destroyed.
- 3. Write to IICRSV only when the operation is stopped (IICE0 = 0).

Remark STT0: Bit 1 of IICA control register 00 (IICCTL00)
IICE0: Bit 7 of IICA control register 00 (IICCTL00)



13.3.5 IICA control register 01 (IICCTL01)

This register is used to set the operation mode of I²C and detect the statuses of the SCLA0 and SDAA0 pins.

The IICCTL01 register can be set by a 1-bit or 8-bit memory manipulation instruction. However, the CLD0 and DAD0 bits are read-only.

Set the IICCTL01 register, except the WUP0 bit, while operation of I²C is disabled (bit 7 (IICE0) of IICA control register 00 (IICCTL00) is 0).

Reset signal generation clears this register to 00H.

Figure 13-9. Format of IICA Control Register 01 (IICCTL01) (1/2)

After reset: 00H R/WNote 1 Address: F0231H (IICCTL01) <5> <2> <0> <4> <3> IICCTL01 WUP0 0 CLD0 DAD0 SMC0 DFC0 0 PRS0

WUP0 Control of address match wakeup			
0 Stops operation of address match wakeup function in STOP mode.			
1	Enables operation of address match wakeup function in STOP mode.		

To shift to STOP mode when WUP0 = 1, execute the STOP instruction at least three f_{MCK} clocks after setting (1) the WUP0 bit (see **Figure 13-22 Flow When Setting WUP0 = 1**).

Clear (0) the WUP0 bit after the address has matched or an extension code has been received. The subsequent communication can be entered by the clearing (0) WUP0 bit. (The clock stretching must be released and transmit data must be written after the WUP0 bit has been cleared (0).)

The interrupt timing when the address has matched or when an extension code has been received, while WUP0 = 1, is identical to the interrupt timing when WUP0 = 0. (A delay of the difference of sampling by the clock will occur.) Furthermore, when WUP0 = 1, a stop condition interrupt is not generated even if the SPIE0 bit is set to 1

When WUP0 = 0 is set by a source other than an interrupt from serial interface IICA, operation as the master device cannot be performed until the subsequent start condition or stop condition is detected. Do not output a start condition by setting (1) the STT0 bit, without waiting for the detection of the subsequent start condition or stop condition.

	Condition for clearing (WUP0 = 0)	Condition for setting (WUP0 = 1)		
Cleared by instruction (after address match or extension code reception)		Set by instruction (when the MSTS0, EXC0, and COI0 bits are "0", and the STD0 bit also "0"		
	, ,	(communication not entered))Note 2		

Notes 1. Bits 4 and 5 are read-only.

2. The status of the IICA status register 0 (IICS0) must be checked and the WUP0 bit must be set during the period shown below.




Figure 13-9. Format of IICA Control Register 01 (IICCTL01) (2/2)

CLD0	Detection of SCLA0 pin level (valid only when IICE0 = 1)				
0	0 The SCLA0 pin was detected at low level.				
1	The SCLA0 pin was detected at high level.				
Condition f	or clearing (CLD0 = 0)	Condition for setting (CLD0 = 1)			
When the SCLA0 pin is at low level When IICE0 = 0 (operation stop) Reset		When the SCLA0 pin is at high level			

DAD0	Detection of SDAA0 pin level (valid only when IICE0 = 1)				
0	The SDAA0 pin was detected at low level.				
1	The SDAA0 pin was detected at high level.				
Condition for	or clearing (DAD0 = 0)	Condition for setting (DAD0 = 1)			
When the SDAA0 pin is at low level When IICE0 = 0 (operation stop) Reset		When the SDAA0 pin is at high level			

SMC0	Operation mode switching			
0	Operates in standard mode (fastest transfer rate: 100 kbps).			
1	Operates in fast mode (fastest transfer rate: 400 kbps) or fast mode plus (fastest transfer rate: 1 Mbps).			

DFC0	Digital filter operation control		
0 Digital filter off.			
1	Digital filter on.		
Use the dig	Use the digital filter only in fast mode and fast mode plus.		
The digital	The digital filter is used for noise elimination.		
The transfe	The transfer clock does not vary, regardless of the DFCn bit being set (1) or cleared (0).		

PRS0	IICA operation clock (fмск) control
0	Selects fclk (1 MHz ≤ fclk ≤ 20 MHz)
1	Selects fcLk/2 (20 MHz < fcLk).

Caution The fastest operation frequency of the operation clock of the serial interface IICA is 20 MHz (Max.). If the fclk exceeds 20 MHz, set the clock to fclk/2 by setting the PRS0 bit to 1.

Remark IICE0: Bit 7 of IICA control register 00 (IICCTL00)

13.3.6 IICA low-level width setting register 0 (IICWL0)

This register is used to set the low-level width (tLOW) and data hold time (thd:DAT) of the SCLA0 pin signal that is output by serial interface IICA. The data hold time is decided by value the higher 6 bits of IICWL register.

The IICWL0 register can be set by an 8-bit memory manipulation instruction.


Set the IICWL0 register while operation of I²C is disabled (bit 7 (IICE0) of IICA control register 00 (IICCTL00) is 0).

Reset signal generation sets this register to FFH.

For details about setting The IICWL0 register, see 13.4.2 Setting transfer clock by using IICWL0 and IICWH0 registers.

The data hold time is one-quarter of the time set by the IICWL0 register.

Figure 13-10. Format of IICA Low-Level Width Setting Register 0 (IICWL0)



13.3.7 IICA high-level width setting register 0 (IICWH0)


This register is used to set the high-level width of the SCLA0 pin signal that is output by serial interface IICA.

The IICWH0 register can be set by an 8-bit memory manipulation instruction.

Set the IICWH0 register while operation of I2C is disabled (bit 7 (IICE0) of IICA control register 00 (IICCTL00) is 0).

Reset signal generation sets this register to FFH.

Figure 13-11. Format of IICA High-Level Width Setting Register 0 (IICWH0)



Remark For setting procedures of the transfer clock on master side and of the IICWL0 and IICWH0 registers on slave side, see **13.4.2** (1) and **13.4.2** (2), respectively.

13.3.8 Port mode register 6 (PM6)

This register sets the input/output of port 6 in 1-bit units.

When using the P60/SCLA0/SEG21 pin as clock I/O and the P61/SDAA0/SEG20 pin as serial data I/O, clear PM60 and PM61, and the output latches of P60 and P61 to 0.

Set the IICE0 bit (bit 7 of IICA control register 00 (IICCTL00)) to 1 before setting the output mode because the P60/SCLA0/SEG21 and P61/SDAA0/SEG20 pins output a low level (fixed) when the IICE0 bit is 0.

The PM6 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to FFH.

Figure 13-12. Format of Port Mode Register 6 (PM6)

Address:	FFF26H	After reset:	FFH R/W					
Symbol	7	6	5	4	3	2	1	0
PM6	1	1	1	1	1	1	PM61	PM60

	PM6n	P6n pin I/O mode selection (n = 0, 1)			
Ī	0	Output mode (output buffer on)			
Ī	1 Input mode (output buffer off)				

13.4 I²C Bus Mode Functions

13.4.1 Pin configuration

The serial clock pin (SCLA0) and the serial data bus pin (SDAA0) are configured as follows.

- (1) SCLA0 This pin is used for serial clock input and output.
 - This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.
- (2) SDAA0.... This pin is used for serial data input and output.

This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-up resistor is required.




Figure 13-13. Pin Configuration Diagram

13.4.2 Setting transfer clock by using IICWL0 and IICWH0 registers

(1) Setting transfer clock on master side

Transfer clock =
$$\frac{f_{MCK}}{IICWL0 + IICWH0 + f_{MCK}(t_R + t_F)}$$

At this time, the optimal setting values of the IICWL0 and IICWH0 registers are as follows. (The fractional parts of all setting values are rounded up.)

• When the fast mode

$$\begin{split} & \text{IICWL0} = \frac{0.52}{\text{Transfer clock}} \times \text{fmcK} \\ & \text{IICWH0} = (\frac{0.48}{\text{Transfer clock}} - \text{tr} - \text{tr}) \times \text{fmcK} \end{split}$$

• When the normal mode

$$\begin{split} & \text{IICWL0} = \frac{0.47}{\text{Transfer clock}} \times \text{fmck} \\ & \text{IICWH0} = (\frac{0.53}{\text{Transfer clock}} - \text{tr} - \text{tr}) \times \text{fmck} \end{split}$$

• When the fast mode plus

$$\begin{split} & \text{IICWL0} = \frac{0.50}{\text{Transfer clock}} \times f_{\text{MCK}} \\ & \text{IICWH0} = (\frac{0.50}{\text{Transfer clock}} - t_{\text{R}} - t_{\text{F}}) \times f_{\text{MCK}} \end{split}$$

(2) Setting IICWL0 and IICWH0 registers on slave side

(The fractional parts of all setting values are truncated.)

When the fast mode

IICWL0 = 1.3
$$\mu$$
s × fmck
IICWH0 = (1.2 μ s – tr – tr) × fmck

• When the normal mode

IICWL0 = 4.7
$$\mu$$
s × fmck
IICWH0 = (5.3 μ s – tr – tr) × fmck

• When the fast mode plus

IICWL0 = 0.50
$$\mu$$
s × fmck
IICWH0 = (0.50 μ s – tr – tr) × fmck

(Cautions and Remarks are listed on the next page.)

- Cautions 1. The fastest operation frequency of the IICA operating clock (fmck) is 20 MHz (Max.). Only when fclk exceeds 20 MHz, set bit 0 (PRS0) of IICA control register 01 (IICCTL01) to "1".
 - 2. Note the minimum fclk operation frequency when setting the transfer clock. The minimum fclk operation frequency for serial interface IICA is determined according to the mode.

Fast mode: $f_{CLK} = 3.5 \text{ MHz (MIN.)}$ Fast mode plus: $f_{CLK} = 10 \text{ MHz (MIN.)}$ Normal mode: $f_{CLK} = 1 \text{ MHz (MIN.)}$

- Remarks 1. Calculate the rise time (t_R) and fall time (t_F) of the SDAA0 and SCLA0 signals separately, because they differ depending on the pull-up resistance and wire load.
 - 2. IICWL0: IICA low-level width setting register 0
 IICWH0: IICA high-level width setting register 0
 tr: SDAA0 and SCLA0 signal falling times
 tr: SDAA0 and SCLA0 signal rising times
 fmck: IICA operation clock frequency

13.5 I²C Bus Definitions and Control Methods

The following section describes the I²C bus's serial data communication format and the signals used by the I²C bus. Figure 13-14 shows the transfer timing for the "start condition", "address", "data", and "stop condition" output via the I²C bus's serial data bus.

SCLA0

SDAA0

Start Address R/W ACK Data ACK Stop condition

Figure 13-14. I²C Bus Serial Data Transfer Timing

The master device generates the start condition, slave address, and stop condition.

The acknowledge (ACK) can be generated by either the master or slave device (normally, it is output by the device that receives 8-bit data).

The serial clock (SCLA0) is continuously output by the master device. However, in the slave device, the SCLA0 pin low level period can be extended and a clock stretching can be inserted.

13.5.1 Start conditions

A start condition is met when the SCLA0 pin is at high level and the SDAA0 pin changes from high level to low level. The start conditions for the SCLA0 pin and SDAA0 pin are signals that the master device generates to the slave device when starting a serial transfer. When the device is used as a slave, start conditions can be detected.




Figure 13-15. Start Conditions

A start condition is output when bit 1 (STT0) of IICA control register 00 (IICCTL00) is set (1) after a stop condition has been detected (SPD0: Bit 0 of the IICA status register 0 (IICS0) = 1). When a start condition is detected, bit 1 (STD0) of the IICS0 register is set (1).


13.5.2 Addresses

The address is defined by the 7 bits of data that follow the start condition.

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via the bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address data matches the data values stored in the slave address register 0 (SVA0). If the address data matches the SVA0 register values, the slave device is selected and communicates with the master device until the master device generates a start condition or stop condition.

Figure 13-16. Address



Note INTIICA0 is not issued if data other than a local address or extension code is received during slave device operation.

Addresses are output when a total of 8 bits consisting of the slave address and the transfer direction described in **13.5.3 Transfer direction specification** are written to the IICA shift register 0 (IICA0). The received addresses are written to the IICA0 register.


The slave address is assigned to the higher 7 bits of the IICA0 register.

13.5.3 Transfer direction specification

In addition to the 7-bit address data, the master device sends 1 bit that specifies the transfer direction.

When this transfer direction specification bit has a value of "0", it indicates that the master device is transmitting data to a slave device. When the transfer direction specification bit has a value of "1", it indicates that the master device is receiving data from a slave device.

Figure 13-17. Transfer Direction Specification



Note INTIICA0 is not issued if data other than a local address or extension code is received during slave device operation.

13.5.4 Acknowledge (ACK)

ACK is used to check the status of serial data at the transmission and reception sides.

The reception side returns ACK each time it has received 8-bit data.

The transmission side usually receives ACK after transmitting 8-bit data. When ACK is returned from the reception side, it is assumed that reception has been correctly performed and processing is continued. Whether ACK has been detected can be checked by using bit 2 (ACKD0) of the IICA status register 0 (IICS0).

When the master receives the last data item, it does not return ACK and instead generates a stop condition. If a slave does not return ACK after receiving data, the master outputs a stop condition or restart condition and stops transmission. If ACK is not returned, the possible causes are as follows.


- <1> Reception was not performed normally.
- <2> The final data item was received.
- <3> The reception side specified by the address does not exist.

To generate ACK, the reception side makes the SDAA0 line low at the ninth clock (indicating normal reception).

Automatic generation of ACK is enabled by setting bit 2 (ACKE0) of IICA control register 00 (IICCTL00) to 1. Bit 3 (TRC0) of the IICS0 register is set by the data of the eighth bit that follows 7-bit address information. Usually, set the ACKE0 bit to 1 for reception (TRC0 = 0).

If a slave can receive no more data during reception (TRC0 = 0) or does not require the next data item, then the slave must inform the master, by clearing the ACKE0 bit to 0, that it will not receive any more data.

When the master does not require the next data item during reception (TRC0 = 0), it must clear the ACKE0 bit to 0 so that ACK is not generated. In this way, the master informs a slave at the transmission side that it does not require any more data (transmission will be stopped).



When the local address is received, ACK is automatically generated, regardless of the value of the ACKE0 bit. When an address other than that of the local address is received, ACK is not generated (NACK).

When an extension code is received, ACK is generated if the ACKE0 bit is set to 1 in advance.

How ACK is generated when data is received differs as follows depending on the setting of the clock stretching timing.


- When 8th cycle clock stretching is selected (bit 3 (WTIM0) of IICCTL00 register = 0):
 By setting the ACKE0 bit to 1 before releasing the clock stretch state, ACK is generated at the falling edge of the eighth clock of the SCLA0 pin.
- When 9th cycle clock stretching is selected (bit 3 (WTIM0) of IICCTL00 register = 1): ACK is generated by setting the ACKE0 bit to 1 in advance.

13.5.5 Stop condition

When the SCLA0 pin is at high level, changing the SDAA0 pin from low level to high level generates a stop condition.

A stop condition is a signal that the master device generates to the slave device when serial transfer has been completed. When the device is used as a slave, stop conditions can be detected.

Figure 13-19. Stop Condition



A stop condition is generated when bit 0 (SPT0) of IICA control register 00 (IICCTL00) is set to 1. When the stop condition is detected, bit 0 (SPD0) of the IICA status register 0 (IICS0) is set to 1 and INTIICA0 is generated when bit 4 (SPIE0) of the IICCTL00 register is set to 1.

13.5.6 Clock stretching

The clock stretching is used to notify the communication partner that a device (master or slave) is preparing to transmit or receive data (i.e., is in a clock stretch state).

Setting the SCLA0 pin to low level notifies the communication partner of the clock stretch state. When clock stretch state has been canceled for both the master and slave devices, the next data transfer can begin.

Figure 13-20. Clock stretching (1/2)

(1) When clock stretching is set for the ninth and eighth clock cycles for the master and slave devices, respectively

(master transmits, slave receives, and ACKE0 = 1)





Figure 13-20. Clock stretching (2/2)

(2) When clock stretching is set for the ninth clock cycle for both the master and slave devices (master transmits, slave receives, and ACKE0 = 1)



Remark ACKE0: Bit 2 of IICA control register 00 (IICCTL00)
WREL0: Bit 5 of IICA control register 00 (IICCTL00)

A clock stretching may be automatically generated depending on the setting of bit 3 (WTIM0) of IICA control register 00 (IICCTL00).

Normally, the receiving side cancels the clock stretch state when bit 5 (WREL0) of the IICCTL00 register is set to 1 or when FFH is written to the IICA shift register 0 (IICA0), and the transmitting side cancels the clock stretch state when data is written to the IICA0 register.

The master device can also cancel the clock stretch state via either of the following methods.

- By setting bit 1 (STT0) of the IICCTL00 register to 1
- By setting bit 0 (SPT0) of the IICCTL00 register to 1

13.5.7 Canceling clock stretching

The I²C usually cancels a clock stretch state by the following processing.

- Writing data to the IICA shift register 0 (IICA0)
- Setting bit 5 (WREL0) of IICA control register 00 (IICCTL00) (canceling clock stretching)
- Setting bit 1 (STT0) of the IICCTL00 register (generating start condition) Note
- Setting bit 0 (SPT0) of the IICCTL00 register (generating stop condition) Note

Note Master only

When the above clock stretching canceling processing is executed, the I²C cancels the clock stretch state and communication is resumed.

To cancel a clock stretch state and transmit data (including addresses), write the data to the IICA0 register.

To receive data after canceling a clock stretch state, or to complete data transmission, set bit 5 (WREL0) of the IICCTL00 register to 1.

To generate a restart condition after canceling a clock stretch state, set bit 1 (STT0) of the IICCTL00 register to 1.

To generate a stop condition after canceling a clock stretch state, set bit 0 (SPT0) of the IICCTL00 register to 1.

Execute the canceling processing only once for one clock stretch state.

If, for example, data is written to the IICA0 register after canceling a clock stretch state by setting the WREL0 bit to 1, an incorrect value may be output to SDAA0 line because the timing for changing the SDAA0 line conflicts with the timing for writing the IICA0 register.

In addition to the above, communication is stopped if the IICE0 bit is cleared to 0 when communication has been aborted, so that the clock stretch state can be canceled.

If the I²C bus has deadlocked due to noise, processing is saved from communication by setting bit 6 (LREL0) of the IICCTL00 register, so that the clock stretch state can be canceled.

Caution If a processing to cancel a clock stretch state is executed when WUP0 = 1, the clock stretch state will not be canceled.

13.5.8 Interrupt request (INTIICA0) generation timing and clock stretching control

The setting of bit 3 (WTIM0) of IICA control register 00 (IICCTL00) determines the timing by which INTIICA0 is generated and the corresponding clock stretching control, as shown in Table 13-2.

Table 13-2. INTIICA0 Generation Timing and Clock Stretching Control

WTIM0	During Slave Device Operation			During Master Device Operation		
	Address	Address Data Reception D		Address	Data Reception	Data Transmission
0	9Notes 1, 2	gNotes 1, 2 8Note 2 8Note 2 gNotes 1, 2 gNote 2 gNote 2		9	8	8
1	9Notes 1, 2			9	9	9

Notes 1. The slave device's INTIICA0 signal and clock stretch period occurs at the falling edge of the ninth clock only when there is a match with the address set to the slave address register 0 (SVA0).

At this point, ACK is generated regardless of the value set to the IICCTL00 register's bit 2 (ACKE0). For a slave device that has received an extension code, INTIICA0 occurs at the falling edge of the eighth clock.

However, if the address does not match after restart, INTIICA0 is generated at the falling edge of the 9th clock, but clock stretching does not occur.

2. If the received address does not match the contents of the slave address register 0 (SVA0) and extension code is not received, neither INTIICA0 nor a clock stretching occurs.

Remark The numbers in the table indicate the number of the serial clock's clock signals. Interrupt requests and clock stretching control are both synchronized with the falling edge of these clock signals.

(1) During address transmission/reception

- Slave device operation: Interrupt and clock stretching timing are determined depending on the conditions described in Notes 1 and 2 above, regardless of the WTIM0 bit.
- Master device operation: Interrupt and clock stretching timing occur at the falling edge of the ninth clock regardless of the WTIM0 bit.

(2) During data reception

· Master/slave device operation: Interrupt and clock stretching timing are determined according to the WTIM0 bit.

(3) During data transmission

· Master/slave device operation: Interrupt and clock stretching timing are determined according to the WTIM0 bit.

(4) Clock stretching cancellation method

The four clock stretching cancellation methods are as follows.

- Writing data to the IICA shift register 0 (IICA0)
- Setting bit 5 (WREL0) of IICA control register 00 (IICCTL00) (canceling clock stretching)
- Setting bit 1 (STT0) of IICCTL00 register (generating start condition) Note
- Setting bit 0 (SPT0) of IICCTL00 register (generating stop condition)^{Note}

Note Master only.

When 8th cycle clock stretching wait has been selected (WTIM0 = 0), the presence/absence of ACK generation must be determined prior to clock stretching cancellation.

(5) Stop condition detection

INTIICA0 is generated when a stop condition is detected (only when SPIE0 = 1).



13.5.9 Address match detection method

In I²C bus mode, the master device can select a particular slave device by transmitting the corresponding slave address.

Address match can be detected automatically by hardware. An interrupt request (INTIICA0) occurs when the address set to the slave address register 0 (SVA0) matches the slave address sent by the master device, or when an extension code has been received.

13.5.10 Error detection

In I²C bus mode, the status of the serial data bus (SDAA0) during data transmission is captured by the IICA shift register 0 (IICA0) of the transmitting device, so the IICA data prior to transmission can be compared with the transmitted IICA data to enable detection of transmission errors. A transmission error is judged as having occurred when the compared data values do not match.

13.5.11 Extension code

- (1) When the higher 4 bits of the receive address are either "0000" or "1111", the extension code reception flag (EXC0) is set to 1 for extension code reception and an interrupt request (INTIICA0) is issued at the falling edge of the eighth clock. The local address stored in the slave address register 0 (SVA0) is not affected.
- (2) The settings below are specified if 11110xx0 is transferred from the master by using a 10-bit address transfer when the SVA0 register is set to 11110xx0. Note that INTIICA0 occurs at the falling edge of the eighth clock.

Higher four bits of data match: EXC0 = 1
 Seven bits of data match: COI0 = 1

Remark EXC0: Bit 5 of IICA status register 0 (IICS0)
COI0: Bit 4 of IICA status register 0 (IICS0)

(3) Since the processing after the interrupt request occurs differs according to the data that follows the extension code, such processing is performed by software.

If the extension code is received while a slave device is operating, then the slave device is participating in communication even if its address does not match.

For example, after the extension code is received, if you do not wish to operate the target device as a slave device, set bit 6 (LREL0) of IICA control register 00 (IICCTL00) to 1 to set the standby mode for the next communication operation.

Table 13-3. Bit Definitions of Major Extension Codes

Slave Address	R/W Bit	Description
0000000	0	General call address
11110xx	0	10-bit slave address specification (during address authentication)
11110xx	1	10-bit slave address specification (after address match, when read command is issued)

Remark See the I²C bus specifications issued by NXP Semiconductors for details of extension codes other than those described above.

13.5.12 Arbitration

When several master devices simultaneously generate a start condition (when the STT0 bit is set to 1 before the STD0 bit is set to 1), communication among the master devices is performed as the number of clocks are adjusted until the data differs. This kind of operation is called arbitration.

When one of the master devices loses in arbitration, an arbitration loss flag (ALD0) in the IICA status register 0 (IICS0) is set (1) via the timing by which the arbitration loss occurred, and the SCLA0 and SDAA0 lines are both set to high impedance, which releases the bus.

The arbitration loss is detected based on the timing of the next interrupt request (the eighth or ninth clock, when a stop condition is detected, etc.) and the ALD0 = 1 setting that has been made by software.

For details of interrupt request timing, see 13.5.8 Interrupt request (INTIICA0) generation timing and clock stretching control.

Remark STD0: Bit 1 of IICA status register 0 (IICS0)
STT0: Bit 1 of IICA control register 00 (IICCTL00)




Figure 13-21. Arbitration Timing Example

Table 13-4. Status During Arbitration and Interrupt Request Generation Timing

Status During Arbitration	Interrupt Request Generation Timing
During address transmission	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
Read/write data after address transmission	
During extension code transmission	
Read/write data after extension code transmission	
During data transmission	
During ACK transfer period after data transmission	
When restart condition is detected during data transfer	
When stop condition is detected during data transfer	When stop condition is generated (when SPIE0 = 1) ^{Note 2}
When data is at low level while attempting to generate a restart condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
When stop condition is detected while attempting to generate a restart condition	When stop condition is generated (when SPIE0 = 1)Note 2
When data is at low level while attempting to generate a stop condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
When SCLA0 is at low level while attempting to generate a restart condition	

- **Notes 1.** When the WTIM0 bit (bit 3 of IICA control register 00 (IICCTL00)) = 1, an interrupt request occurs at the falling edge of the ninth clock. When WTIM0 = 0 and the extension code's slave address is received, an interrupt request occurs at the falling edge of the eighth clock.
 - 2. When there is a chance that arbitration will occur, set SPIE0 = 1 for master device operation.

Remark SPIE0: Bit 4 of IICA control register 00 (IICCTL00)

13.5.13 Wakeup function

The I²C bus slave function is a function that generates an interrupt request signal (INTIICA0) when a local address and extension code have been received.

This function makes processing more efficient by preventing unnecessary INTIICA0 signal from occurring when addresses do not match.

When a start condition is detected, wakeup standby mode is set. This wakeup standby mode is in effect while addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has generated a start condition) to a slave device.

To use the wakeup function in the STOP mode, set the WUP0 bit to 1. Addresses can be received regardless of the operation clock. An interrupt request signal (INTIICA0) is also generated when a local address and extension code have been received. Operation returns to normal operation by using an instruction to clear (0) the WUP0 bit after this interrupt has been generated.

Figure 13-22 shows the flow for setting WUP0 = 1 and Figure 13-23 shows the flow for setting WUP0 = 0 upon an address match.




Figure 13-22. Flow When Setting WUP0 = 1

Yes

WuP0 = 0

Wait

Wait

Waits for 5 fmck clocks.

Figure 13-23. Flow When Setting WUP0 = 0 upon Address Match (Including Extension Code Reception)

Executes processing corresponding to the operation to be executed after checking the operation state of serial interface IICA.

Use the following flows to perform the processing to release the STOP mode other than by an interrupt request (INTIICA0) generated from serial interface IICA.

- When operating next IIC communication as master: Flow shown in Figure 13-24
- When operating next IIC communication as slave:
 When restored by INTIICA0 interrupt: Same as the flow in Figure 13-23
 When restored by other than INTIICA0 interrupt: Wait for INTIICA0 interrupt with WUP0 left set to 1.

START SPIE0 = 1WUP0 = 1 STOP instruction STOP mode state Releasing STOP mode Releases STOP mode by an interrupt other than INTIICA0. WUP0 = 0No INTIICA0 = 1? Yes Generates a STOP condition or selects as a slave device. Wait Waits for 5 fmck clocks. Reading IICS0

Figure 13-24. When Operating as Master Device after Releasing STOP Mode other than by INTIICA0

Executes processing corresponding to the operation to be executed after checking the operation state of serial interface IICA.

13.5.14 Communication reservation

(1) When communication reservation function is enabled (bit 0 (IICRSV) of IICA flag register 0 (IICF0) = 0)

To start master device communications when not currently using a bus, a communication reservation can be made to enable transmission of a start condition when the bus is released. There are two modes under which the bus is not used.

- · When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released by setting bit 6 (LREL0) of IICA control register 00 (IICCTL00) to 1 and saving communication).

If bit 1 (STT0) of the IICCTL00 register is set to 1 while the bus is not used (after a stop condition is detected), a start condition is automatically generated and wait state is set.

If an address is written to the IICA shift register 0 (IICA0) after bit 4 (SPIE0) of the IICCTL00 register was set to 1, and it was detected by generation of an interrupt request signal (INTIICA0) that the bus was released (detection of the stop condition), then the device automatically starts communication as the master. Data written to the IICA0 register before the stop condition is detected is invalid.

When the STT0 bit has been set to 1, the operation mode (as start condition or as communication reservation) is determined according to the bus status.

- If the bus has been released a start condition is generated
- · If the bus has not been released (standby mode) communication reservation

Check whether the communication reservation operates or not by using the MSTS0 bit (bit 7 of the IICA status register 0 (IICS0)) after the STT0 bit is set to 1 and the wait time elapses.

Use software to secure the wait time calculated by the following expression.

Wait time from setting STT0 = 1 to checking the MSTS0 flag: (IICWL0 setting value + IICWH0 setting value + 4)/ f_{MCK} + $t_F \times 2$


Remark IICWL0: IICA low-level width setting register 0

IICWH0: IICA high-level width setting register 0 tr: SDAA0 and SCLA0 signal falling times

fmck: IICA operation clock frequency

Figure 13-25 shows the communication reservation timing.

Figure 13-25. Communication Reservation Timing



Generate by master device with bus mastership

Remark IICA0: IICA shift register 0

STT0: Bit 1 of IICA control register 00 (IICCTL00)
STD0: Bit 1 of IICA status register 0 (IICS0)
SPD0: Bit 0 of IICA status register 0 (IICS0)

Communication reservations are accepted via the timing shown in Figure 13-26. After bit 1 (STD0) of the IICA status register 0 (IICS0) is set to 1, a communication reservation can be made by setting bit 1 (STT0) of IICA control register 00 (IICCTL00) to 1 before a stop condition is detected.

Figure 13-26. Timing for Accepting Communication Reservations




Figure 13-27 shows the communication reservation protocol.




Figure 13-27. Communication Reservation Protocol

Notes 1. The wait time is calculated as follows.

(IICWL0 setting value + IICWH0 setting value + 4)/ f_{MCK} + $t_F \times 2$

2. The communication reservation operation executes a write to the IICA shift register 0 (IICA0) when a stop condition interrupt request occurs.

Remark STT0: Bit 1 of IICA control register 00 (IICCTL00)

MSTS0: Bit 7 of IICA status register 0 (IICS0)

IICA0: IICA shift register 0

IICWL0: IICA low-level width setting register 0IICWH0: IICA high-level width setting register 0tr: SDAA0 and SCLA0 signal falling times

fMCK: IICA operation clock frequency

(2) When communication reservation function is disabled (bit 0 (IICRSV) of IICA flag register 0 (IICF0) = 1)

When bit 1 (STT0) of IICA control register 00 (IICCTL00) is set to 1 when the bus is not used in a communication during bus communication, this request is rejected and a start condition is not generated. The following two statuses are included in the status where bus is not used.

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released by setting bit 6 (LREL0) of the IICCTL00 register to 1 and saving communication)

To confirm whether the start condition was generated or request was rejected, check STCF (bit 7 of the IICF0 register). It takes up to 5 fmck clocks until the STCF bit is set to 1 after setting STT0 = 1. Therefore, secure the time by software.

13.5.15 Cautions

(1) When STCEN = 0

Immediately after I²C operation is enabled (IICE0 = 1), the bus communication status (IICBSY = 1) is recognized regardless of the actual bus status. When changing from a mode in which no stop condition has been detected to a master device communication mode, first generate a stop condition to release the bus, then perform master device communication.

When using multiple masters, it is not possible to perform master device communication when the bus has not been released (when a stop condition has not been detected).

Use the following sequence for generating a stop condition.

- <1> Set IICA control register 01 (IICCTL01).
- <2> Set bit 7 (IICE0) of IICA control register 00 (IICCTL00) to 1.
- <3> Set bit 0 (SPT0) of the IICCTL00 register to 1.

(2) When STCEN = 1

Immediately after I^2C operation is enabled (IICE0 = 1), the bus released status (IICBSY = 0) is recognized regardless of the actual bus status. To generate the first start condition (STT0 = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.

(3) If other I2C communications are already in progress

If I²C operation is enabled and the device participates in communication already in progress when the SDAA0 pin is low and the SCLA0 pin is high, the macro of I²C recognizes that the SDAA0 pin has gone low (detects a start condition). If the value on the bus at this time can be recognized as an extension code, ACK is returned, but this interferes with other I²C communications. To avoid this, start I²C in the following sequence.

- <1> Clear bit 4 (SPIE0) of the IICCTL00 register to 0 to disable generation of an interrupt request signal (INTIICA0) when the stop condition is detected.
- <2> Set bit 7 (IICE0) of the IICCTL00 register to 1 to enable the operation of I²C.
- <3> Wait for detection of the start condition.
- <4> Set bit 6 (LREL0) of the IICCTL00 register to 1 before ACK is returned (4 to 72 fmck clocks after setting the IICE0 bit to 1), to forcibly disable detection.
- (4) Setting the STT0 and SPT0 bits (bits 1 and 0 of the IICCTL00 register) again after they are set and before they are cleared to 0 is prohibited.
- (5) When transmission is reserved, set the SPIE0 bit (bit 4 of the IICTL0 register) to 1 so that an interrupt request is generated when the stop condition is detected. Transfer is started when communication data is written to the IICA shift register 0 (IICA0) after the interrupt request is generated. Unless the interrupt is generated when the stop condition is detected, the device stops in the wait state because the interrupt request is not generated when communication is started. However, it is not necessary to set the SPIE0 bit to 1 when the MSTS0 bit (bit 7 of the IICA status register 0 (IICS0)) is detected by software.

13.5.16 Communication operations

The following shows three operation procedures with the flowchart.

(1) Master operation in single master system

The flowchart when using the RL78/L12 as the master in a single master system is shown below.

This flowchart is broadly divided into the initial settings and communication processing. Execute the initial settings at startup. If communication with the slave is required, prepare the communication and then execute communication processing.

(2) Master operation in multimaster system

In the I²C bus multimaster system, whether the bus is released or used cannot be judged by the I²C bus specifications when the bus takes part in a communication. Here, when data and clock are at a high level for a certain period (1 frame), the RL78/L12 takes part in a communication with bus released state.

This flowchart is broadly divided into the initial settings, communication waiting, and communication processing. The processing when the RL78/L12 looses in arbitration and is specified as the slave is omitted here, and only the processing as the master is shown. Execute the initial settings at startup to take part in a communication. Then, wait for the communication request as the master or wait for the specification as the slave. The actual communication is performed in the communication processing, and it supports the transmission/reception with the slave and the arbitration with other masters.

(3) Slave operation

An example of when the RL78/L12 is used as the I²C bus slave is shown below.

When used as the slave, operation is started by an interrupt. Execute the initial settings at startup, then wait for the INTIICA0 interrupt occurrence (communication waiting). When an INTIICA0 interrupt occurs, the communication status is judged and its result is passed as a flag over to the main processing.

By checking the flags, necessary communication processing is performed.

(1) Master operation in single-master system





Figure 13-28. Master Operation in Single-Master System

Note Release (SCLA0 and SDAA0 pins = high level) the I²C bus in conformance with the specifications of the product that is communicating. If EEPROM is outputting a low level to the SDAA0 pin, for example, set the SCLA0 pin in the output port mode, and output a clock pulse from the output port until the SDAA0 pin is constantly at high level.

Remark Conform to the specifications of the product that is communicating, with respect to the transmission and reception formats.

(2) Master operation in multi-master system

Figure 13-29. Master Operation in Multi-Master System (1/3)



Note Confirm that the bus is released (CLD0 bit = 1, DAD0 bit = 1) for a specific period (for example, for a period of one frame). If the SDAA0 pin is constantly at low level, decide whether to release the I²C bus (SCLA0 and SDAA0 pins = high level) in conformance with the specifications of the product that is communicating.





Figure 13-29. Master Operation in Multi-Master System (2/3)

Note The wait time is calculated as follows.

(IICWL0 setting value + IICWH0 setting value + 4)/fmck + tF \times 2



Remark IICWL0: IICA low-level width setting register 0

IICWH0: IICA high-level width setting register 0 tr: SDAA0 and SCLA0 signal falling times

fмск: IICA operation clock frequency




Figure 13-29. Master Operation in Multi-Master System (3/3)

Remarks 1. Conform to the specifications of the product that is communicating, with respect to the transmission and reception formats.


- 2. To use the device as a master in a multi-master system, read the MSTS0 bit each time interrupt INTIICA0 has occurred to check the arbitration result.
- 3. To use the device as a slave in a multi-master system, check the status by using the IICA status register 0 (IICS0) and IICA flag register 0 (IICF0) each time interrupt INTIICA0 has occurred, and determine the processing to be performed next.

(3) Slave operation

The processing procedure of the slave operation is as follows.

Basically, the slave operation is event-driven. Therefore, processing by the INTIICA0 interrupt (processing that must substantially change the operation status such as detection of a stop condition during communication) is necessary.

In the following explanation, it is assumed that the extension code is not supported for data communication. It is also assumed that the INTIICA0 interrupt servicing only performs status transition processing, and that actual data communication is performed by the main processing.



Therefore, data communication processing is performed by preparing the following three flags and passing them to the main processing instead of INTIICA0.

<1> Communication mode flag

This flag indicates the following two communication statuses.

- Clear mode: Status in which data communication is not performed
- Communication mode: Status in which data communication is performed (from valid address detection to stop condition detection, no detection of ACK from master, address mismatch)

<2> Ready flag

This flag indicates that data communication is enabled. Its function is the same as the INTIICA0 interrupt for ordinary data communication. This flag is set by interrupt servicing and cleared by the main processing. Clear this flag by interrupt servicing when communication is started. However, the ready flag is not set by interrupt servicing when the first data is transmitted. Therefore, the first data is transmitted without the flag being cleared (an address match is interpreted as a request for the next data).

<3> Communication direction flag

This flag indicates the direction of communication. Its value is the same as the TRC0 bit.

The main processing of the slave operation is explained next.

Start serial interface IICA and wait until communication is enabled. When communication is enabled, execute communication by using the communication mode flag and ready flag (processing of the stop condition and start condition is performed by an interrupt. Here, check the status by using the flags).

The transmission operation is repeated until the master no longer returns ACK. If ACK is not returned from the master, communication is completed.

For reception, the necessary amount of data is received. When communication is completed, ACK is not returned as the next data. After that, the master generates a stop condition or restart condition. Exit from the communication status occurs in this way.




Figure 13-30. Slave Operation Flowchart (1)

Remark Conform to the specifications of the product that is in communication, regarding the transmission and reception formats.

An example of the processing procedure of the slave with the INTIICA0 interrupt is explained below (processing is performed assuming that no extension code is used). The INTIICA0 interrupt checks the status, and the following operations are performed.

- <1> Communication is stopped if the stop condition is issued.
- <2> If the start condition is issued, the address is checked and communication is completed if the address does not match. If the address matches, the communication mode is set, wait is cancelled, and processing returns from the interrupt (the ready flag is cleared).
- <3> For data transmit/receive, only the ready flag is set. Processing returns from the interrupt with the I²C bus remaining in the wait state.

Remark <1> to <3> above correspond to <1> to <3> in Figure 13-31 Slave Operation Flowchart (2).




Figure 13-31. Slave Operation Flowchart (2)

13.5.17 Timing of I²C interrupt request (INTIICA0) occurrence

The timing of transmitting or receiving data and generation of interrupt request signal INTIICA0, and the value of the IICA status register 0 (IICS0) when the INTIICA0 signal is generated are shown below.

Remark ST: Start condition

AD6 to AD0: Address

R/W: Transfer direction specification

ACK: Acknowledge


D7 to D0: Data

SP: Stop condition

(1) Master device operation

(a) Start ~ Address ~ Data ~ Data ~ Stop (transmission/reception)

(i) When WTIM0 = 0



▲1: IICS0 = 1000×110B

▲2: IICS0 = 1000×000B

▲3: IICS0 = 1000×000B (Sets the WTIM0 bit to 1)Note

▲4: IICS0 = 1000××00B (Sets the SPT0 bit to 1)Note

△5: IICS0 = 00000001B


Note To generate a stop condition, set the WTIM0 bit to 1 and change the timing for generating the INTIICA0 interrupt request signal.

Remark ▲: Always generated

 \triangle : Generated only when SPIE0 = 1

×: Don't care

(ii) When WTIM0 = 1



▲1: IICS0 = 1000×110B

▲2: IICS0 = 1000×100B

 \blacktriangle 3: IICS0 = 1000××00B (Sets the SPT0 bit to 1)


△4: IICS0 = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE0 = 1

(b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)

(i) When WTIM0 = 0



▲1: IICS0 = 1000×110B

▲2: IICS0 = 1000×000B (Sets the WTIM0 bit to 1)Note 1

▲3: IICS0 = 1000××00B (Clears the WTIM0 bit to 0Note 2, sets the STT0 bit to 1)

▲4: IICS0 = 1000×110B

▲5: IICS0 = 1000×000B (Sets the WTIM0 bit to 1)Note 3

 \blacktriangle 6: IICS0 = 1000××00B (Sets the SPT0 bit to 1)

△7: IICS0 = 00000001B

- **Notes 1.** To generate a start condition, set the WTIM0 bit to 1 and change the timing for generating the INTIICA0 interrupt request signal.
 - 2. Clear the WTIM0 bit to 0 to restore the original setting.
 - **3.** To generate a stop condition, set the WTIM0 bit to 1 and change the timing for generating the INTIICA0 interrupt request signal.

Remark ▲: Always generated

 \triangle : Generated only when SPIE0 = 1

×: Don't care

(ii) When WTIM0 = 1



▲1: IICS0 = 1000×110B

 $\triangle 2$: IICS0 = 1000××00B (Sets the STT0 bit to 1)

▲3: IICS0 = 1000×110B

▲4: IICS0 = 1000××00B (Sets the SPT0 bit to 1)


△5: IICS0 = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE0 = 1

(c) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)

(i) When WTIM0 = 0



▲1: IICS0 = 1010×110B

▲2: IICS0 = 1010×000B

▲3: IICS0 = 1010×000B (Sets the WTIM0 bit to 1)Note

▲4: IICS0 = 1010××00B (Sets the SPT0 bit to 1)

△5: IICS0 = 00000001B


Note To generate a stop condition, set the WTIM0 bit to 1 and change the timing for generating the INTIICA0 interrupt request signal.

Remark ▲: Always generated

 \triangle : Generated only when SPIE0 = 1

×: Don't care

(ii) When WTIM0 = 1



▲1: IICS0 = 1010×110B

▲2: IICS0 = 1010×100B

 \blacktriangle 3: IICS0 = 1010××00B (Sets the SPT0 bit to 1)

△4: IICS0 = 00001001B


Remark ▲: Always generated

 \triangle : Generated only when SPIE0 = 1

(2) Slave device operation (slave address data reception)

(a) Start ~ Address ~ Data ~ Data ~ Stop

(i) When WTIM0 = 0



▲1: IICS0 = 0001×110B

▲2: IICS0 = 0001×000B

▲3: IICS0 = 0001×000B


△4: IICS0 = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE0 = 1

×: Don't care

(ii) When WTIM0 = 1



▲1: IICS0 = 0001×110B

▲2: IICS0 = 0001×100B

▲3: IICS0 = 0001××00B


△4: IICS0 = 00000001B

Remark ▲: Always generated


 \triangle : Generated only when SPIE0 = 1

(b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIM0 = 0 (after restart, matches with SVA0)




(ii) When WTIM0 = 1 (after restart, matches with SVA0)




(c) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop

(i) When WTIM0 = 0 (after restart, does not match address (= extension code))




(ii) When WTIM0 = 1 (after restart, does not match address (= extension code))




(d) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIM0 = 0 (after restart, does not match address (= not extension code))



(ii) When WTIM0 = 1 (after restart, does not match address (= not extension code))




(3) Slave device operation (when receiving extension code)

The device is always participating in communication when it receives an extension code.

(a) Start ~ Code ~ Data ~ Data ~ Stop

(i) When WTIM0 = 0



▲1: IICS0 = 0010×010B

▲2: IICS0 = 0010×000B

▲3: IICS0 = 0010×000B


△4: IICS0 = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE0 = 1

×: Don't care

(ii) When WTIM0 = 1



▲1: IICS0 = 0010×010B

▲2: IICS0 = 0010×110B

▲3: IICS0 = 0010×100B

▲4: IICS0 = 0010××00B


△5: IICS0 = 00000001B

Remark ▲: Always generated


 \triangle : Generated only when SPIE0 = 1

(b) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIM0 = 0 (after restart, matches SVA0)




(ii) When WTIM0 = 1 (after restart, matches SVA0)




(c) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop

(i) When WTIM0 = 0 (after restart, extension code reception)




(ii) When WTIM0 = 1 (after restart, extension code reception)




(d) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIM0 = 0 (after restart, does not match address (= not extension code))



(ii) When WTIM0 = 1 (after restart, does not match address (= not extension code))



(4) Operation without communication

(a) Start ~ Code ~ Data ~ Data ~ Stop


AD6 to AD0 R/W ACK D7 to D0 ACK D7 to D0 ACK $\wedge 1$ △1: IICS0 = 00000001B **Remark** \triangle : Generated only when SPIE0 = 1

(5) Arbitration loss operation (operation as slave after arbitration loss)

When the device is used as a master in a multi-master system, read the MSTS0 bit each time interrupt request signal INTIICA0 has occurred to check the arbitration result.


(a) When arbitration loss occurs during transmission of slave address data

(i) When WTIM0 = 0



 \triangle : Generated only when SPIE0 = 1

(ii) When WTIM0 = 1



▲1: IICS0 = 0101×110B

▲2: IICS0 = 0001×100B

▲3: IICS0 = 0001××00B

△4: IICS0 = 00000001B


Remark ▲: Always generated

 \triangle : Generated only when SPIE0 = 1

×: Don't care

(b) When arbitration loss occurs during transmission of extension code

(i) When WTIM0 = 0



▲1: IICS0 = 0110×010B

▲2: IICS0 = 0010×000B


▲3: IICS0 = 0010×000B

△4: IICS0 = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE0 = 1

(ii) When WTIM0 = 1



▲1: IICS0 = 0110×010B

▲2: IICS0 = 0010×110B

▲3: IICS0 = 0010×100B

▲4: IICS0 = 0010××00B

△5: IICS0 = 00000001B

Remark ▲: Always generated


 \triangle : Generated only when SPIE0 = 1

×: Don't care

(6) Operation when arbitration loss occurs (no communication after arbitration loss)

When the device is used as a master in a multi-master system, read the MSTS0 bit each time interrupt request signal INTIICA0 has occurred to check the arbitration result.

(a) When arbitration loss occurs during transmission of slave address data (when WTIM0 = 1)



Remark ▲: Always generated

 \triangle : Generated only when SPIE0 = 1

(b) When arbitration loss occurs during transmission of extension code

 ST
 AD6 to AD0
 R/W
 ACK
 D7 to D0
 ACK
 D7 to D0
 ACK
 SP

 ▲1: IICS0 = 0110×010B

 Sets LREL0 = 1 by software

 △2: IICS0 = 000000001B


 Remark
 ▲: Always generated

 △: Generated only when SPIE0 = 1


 ×: Don't care

(c) When arbitration loss occurs during transmission of data

(i) When WTIM0 = 0




(ii) When WTIM0 = 1




(d) When loss occurs due to restart condition during data transfer


(i) Not extension code (Example: unmatches with SVA0)



(ii) Extension code




(e) When loss occurs due to stop condition during data transfer



(f) When arbitration loss occurs due to low-level data when attempting to generate a restart condition

(i) When WTIM0 = 0



▲1: IICS0 = 1000×110B

▲2: IICS0 = 1000×000B (Sets the WTIM0 bit to 1)

▲3: IICS0 = 1000×100B (Clears the WTIM0 bit to 0)


▲4: IICS0 = 01000000B △5: IICS0 = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE0 = 1

×: Don't care

(ii) When WTIM0 = 1



▲1: IICS0 = 1000×110B

▲2: IICS0 = 1000×100B (Sets the STT0 bit to 1)


▲3: IICS0 = 01000100B △4: IICS0 = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE0 = 1

(g) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition

(i) When WTIM0 = 0



▲1: IICS0 = 1000×110B

▲2: IICS0 = 1000×000B (Sets the WTIM0 bit to 1)

 \blacktriangle 3: IICS0 = 1000××00B (Sets the STT0 bit to 1)


△4: IICS0 = 01000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE0 = 1

×: Don't care

(ii) When WTIM0 = 1



▲1: IICS0 = 1000×110B

▲2: IICS0 = 1000××00B (Sets the STT0 bit to 1)

△3: IICS0 = 01000001B


Remark ▲: Always generated

 \triangle : Generated only when SPIE0 = 1

×: Don't care

(h) When arbitration loss occurs due to low-level data when attempting to generate a stop condition

(i) When WTIM0 = 0



▲1: IICS0 = 1000×110B

▲2: IICS0 = 1000×000B (Sets the WTIM0 bit to 1)

▲3: IICS0 = 1000×100B (Clears the WTIM0 bit to 0)


▲4: IICS0 = 01000100B △5: IICS0 = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE0 = 1

×: Don't care

(ii) When WTIM0 = 1



▲1: IICS0 = 1000×110B

▲2: IICS0 = 1000×100B (Sets the SPT0 bit to 1)

▲3: IICS0 = 01000100B △4: IICS0 = 00000001B

Remark ▲: Always generated

 \triangle : Generated only when SPIE0 = 1

×: Don't care

13.6 Timing Charts

When using the I²C bus mode, the master device outputs an address via the serial bus to select one of several slave devices as its communication partner.

After outputting the slave address, the master device transmits the TRC0 bit (bit 3 of the IICA status register 0 (IICS0)), which specifies the data transfer direction, and then starts serial communication with the slave device.


Figures 13-32 and 13-33 show timing charts of the data communication.

The IICA shift register 0 (IICA0)'s shift operation is synchronized with the falling edge of the serial clock (SCLA0). The transmit data is transferred to the SO latch and is output (MSB first) via the SDAA0 pin.

Data input via the SDAA0 pin is captured into IICA0 at the rising edge of SCLA0.

Figure 13-32. Example of Master to Slave Communication (9th Cycle Clock Stretching Is Selected for Master, 9th Cycle Clock Stretching Is Selected for Slave) (1/4)

(1) Start condition ~ address ~ data



Notes 1. Write data to IICA0, not setting the WREL0 bit, in order to cancel a clock stretch state during transmission by a master device.

- **2.** Make sure that the time between the fall of the SDAA0 pin signal and the fall of the SCLA0 pin signal is at least 4.0 μ s when specifying standard mode and at least 0.6 μ s when specifying fast mode.
- **3.** For releasing clock stretch state during reception of a slave device, write "FFH" to IICA0 or set the WREL0 bit.

The meanings of <1> to <6> in (1) Start condition ~ address ~ data in Figure 13-32 are explained below.


- <1> The start condition trigger is set by the master device (STT0 = 1) and a start condition (i.e. SCLA0 = 1 changes SDAA0 from 1 to 0) is generated once the bus data line goes low (SDAA0). When the start condition is subsequently detected, the master device enters the master device communication status (MSTS0 = 1). The master device is ready to communicate once the bus clock line goes low (SCLA0 = 0) after the hold time has elapsed.
- <2> The master device writes the address + W (transmission) to the IICA shift register 0 (IICA0) and transmits the slave address.
- <3> In the slave device if the address received matches the address (SVA0 value) of a slave device^{Note}, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKD0 = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICA0: end of address transmission) at the falling edge of the 9th clock. The slave device whose address matched the transmitted slave address sets a clock stretch status (SCLA0 = 0) and issues an interrupt (INTIICA0: address match)^{Note}.
- <5> The master device writes the data to transmit to the IICA0 register and releases the clock stretch status that it set by the master device.
- <6> If the slave device releases the clock stretch status (WREL0 = 1), the master device starts transferring data to the slave device.

Note If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAA0 = 1). The slave device also does not issue the INTIICA0 interrupt (address match) and does not set a clock stretch status. The master device, however, issues the INTIICA0 interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.

Remark <1> to <15> in Figure 13-32 represent the entire procedure for communicating data using the I²C bus. Figure 13-32 (1) Start condition ~ address ~ data shows the processing from <1> to <6>, Figure 13-32 (2) Address ~ data ~ data shows the processing from <3> to <10>, and Figure 13-32 (3) Data ~ data ~ stop condition shows the processing from <7> to <15>.

Figure 13-32. Example of Master to Slave Communication (9th Cycle Clock Stretching Is Selected for Master, 9-Clock Wait Is Selected for Slave) (2/4)

(2) Address ~ data ~ data




- **Notes 1.** Write data to IICA0, not setting the WREL0 bit, in order to cancel a clock stretch state during transmission by a master device.
 - 2. For releasing clock stretch state during reception of a slave device, write "FFH" to IICA0 or set the WREL0 bit.

The meanings of <3> to <10> in (2) Address ~ data ~ data in Figure 13-32 are explained below.

- <3> In the slave device if the address received matches the address (SVA0 value) of a slave device^{Note}, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKD0 = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICA0: end of address transmission) at the falling edge of the 9th clock. The slave device whose address matched the transmitted slave address sets a clock stretch status (SCLA0 = 0) and issues an interrupt (INTIICA0: address match)^{Note}.
- <5> The master device writes the data to transmit to the IICA shift register 0 (IICA0) and releases the clock stretch status that it set by the master device.
- <6> If the slave device releases the clock stretch status (WREL0 = 1), the master device starts transferring data to the slave device.
- <7> After data transfer is completed, because of ACKE0 = 1, the slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKD0 = 1) at the rising edge of the 9th clock.
- <8> The master device and slave device set a clock stretch status (SCLA0 = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICA0: end of transfer).
- <9> The master device writes the data to transmit to the IICA0 register and releases the clock stretch status that it set by the master device.
- <10> The slave device reads the received data and releases the clock stretch status (WREL0 = 1). The master device then starts transferring data to the slave device.
- Note If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAA0 = 1). The slave device also does not issue the INTIICA0 interrupt (address match) and does not set a clock stretch status. The master device, however, issues the INTIICA0 interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.
- Remark <1> to <15> in Figure 13-32 represent the entire procedure for communicating data using the I²C bus. Figure 13-32 (1) Start condition ~ address ~ data shows the processing from <1> to <6>, Figure 13-32 (2) Address ~ data ~ data shows the processing from <3> to <10>, and Figure 13-32 (3) Data ~ data ~ stop condition shows the processing from <7> to <15>.

Figure 13-32. Example of Master to Slave Communication (9th Cycle Clock Stretching Is Selected for Master, 9th Cycle Clock Stretching Is Selected for Slave) (3/4)

(3) Data ~ data ~ Stop condition



Notes 1. Write data to IICA0, not setting the WREL0 bit, in order to cancel a Clock stretch state during transmission by a master device.

- **2.** Make sure that the time between the rise of the SCLA0 pin signal and the generation of the stop condition after a stop condition has been issued is at least 4.0 μ s when specifying standard mode and at least 0.6 μ s when specifying fast mode.
- For releasing Clock stretch state during reception of a slave device, write "FFH" to IICA0 or set the WREL0 bit.


The meanings of <7> to <15> in (3) Data ~ data ~ stop condition in Figure 13-32 are explained below.

- <7> After data transfer is completed, because of ACKE0 = 1, the slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKD0 = 1) at the rising edge of the 9th clock.
- <8> The master device and slave device set a Clock stretch status (SCLA0 = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICA0: end of transfer).
- <9> The master device writes the data to transmit to the IICA shift register 0 (IICA0) and releases the Clock stretch status that it set by the master device.
- <10> The slave device reads the received data and releases the Clock stretch status (WREL0 = 1). The master device then starts transferring data to the slave device.
- <11> When data transfer is complete, the slave device (ACKE0 =1) sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKD0 = 1) at the rising edge of the 9th clock.
- <12> The master device and slave device set a Clock stretch status (SCLA0 = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICA0: end of transfer).
- <13> The slave device reads the received data and releases the Clock stretch status (WREL0 = 1).
- <14> By the master device setting a stop condition trigger (SPT0 = 1), the bus data line is cleared (SDAA0 = 0) and the bus clock line is set (SCLA0 = 1). After the stop condition setup time has elapsed, by setting the bus data line (SDAA0 = 1), the stop condition is then generated (i.e. SCLA0 =1 changes SDAA0 from 0 to 1).
- <15> When a stop condition is generated, the slave device detects the stop condition and issues an interrupt (INTIICA0: stop condition).

Remark <1> to <15> in Figure 13-32 represent the entire procedure for communicating data using the I²C bus. Figure 13-32 (1) Start condition ~ address ~ data shows the processing from <1> to <6>, Figure 13-32 (2) Address ~ data ~ data shows the processing from <3> to <10>, and Figure 13-32 (3) Data ~ data ~ stop condition shows the processing from <7> to <15>.

Figure 13-32. Example of Master to Slave Communication (9th Cycle Clock Stretching Is Selected for Master, 9th Cycle Clock Stretching Is Selected for Slave) (4/4)

(4) Data ~ restart condition ~ address



Notes 1. Make sure that the time between the rise of the SCLA0 pin signal and the generation of the start condition after a restart condition has been issued is at least 4.7 μ s when specifying standard mode and at least 0.6 μ s when specifying fast mode.


2. For releasing clock stretch state during reception of a slave device, write "FFH" to IICA0 or set the WREL0 bit.

The following describes the operations in Figure 13-32 (4) Data ~ restart condition ~ address. After the operations in steps <7> and <8>, the operations in steps <1> to <3> are performed. These steps return the processing to step <3>, the data transmission step.

- <7> After data transfer is completed, because of ACKE0 = 1, the slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKD0 = 1) at the rising edge of the 9th clock.
- <8> The master device and slave device set a clock stretch status (SCLA0 = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICA0: end of transfer).
- <i><i>The slave device reads the received data and releases the clock stretch status (WREL0 = 1).
- <ii> The start condition trigger is set again by the master device (STT0 = 1) and a start condition (i.e. SCLA0 = 1 changes SDAA0 from 1 to 0) is generated once the bus clock line goes high (SCLA0 = 1) and the bus data line goes low (SDAA0 = 0) after the restart condition setup time has elapsed. When the start condition is subsequently detected, the master device is ready to communicate once the bus clock line goes low (SCLA0 = 0) after the hold time has elapsed.
- <ii> The master device writing the address + R/W (transmission) to the IICA shift register (IICA0) enables the slave address to be transmitted.

Figure 13-33. Example of Slave to Master Communication (8th Cycle Clock Stretching Is Selected for Master, 9th Cycle Clock Stretching Is Selected for Slave) (1/3)

(1) Start condition ~ address ~ data



Notes 1. For releasing clock stretch state during reception of a master device, write "FFH" to IICA0 or set the WREL0 bit.

- **2.** Make sure that the time between the fall of the SDAA0 pin signal and the fall of the SCLA0 pin signal is at least 4.0 μ s when specifying standard mode and at least 0.6 μ s when specifying fast mode.
- **3.** Write data to IICA0, not setting the WREL0 bit, in order to cancel a clock stretch state during transmission by a slave device.

The meanings of <1> to <7> in (1) Start condition ~ address ~ data in Figure 13-33 are explained below.


- <1> The start condition trigger is set by the master device (STT0 = 1) and a start condition (i.e. SCLA0 = 1 changes SDAA0 from 1 to 0) is generated once the bus data line goes low (SDAA0). When the start condition is subsequently detected, the master device enters the master device communication status (MSTS0 = 1). The master device is ready to communicate once the bus clock line goes low (SCLA0 = 0) after the hold time has elapsed.
- <2> The master device writes the address + R (reception) to the IICA shift register 0 (IICA0) and transmits the slave address.
- <3> In the slave device if the address received matches the address (SVA0 value) of a slave device^{Note}, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKD0 = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICA0: end of address transmission) at the falling edge of the 9th clock. The slave device whose address matched the transmitted slave address sets a clock stretch status (SCLA0 = 0) and issues an interrupt (INTIICA0: address match)^{Note}.
- <5> The timing at which the master device sets the clock stretch status changes to the 8th clock (WTIM0 = 0).
- <6> The slave device writes the data to transmit to the IICA0 register and releases the clock stretch status that it set by the slave device.
- <7> The master device releases the clock stretch status (WREL0 = 1) and starts transferring data from the slave device to the master device.

Note If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAA0 = 1). The slave device also does not issue the INTIICA0 interrupt (address match) and does not set a clock stretch status. The master device, however, issues the INTIICA0 interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.

Remark <1> to <19> in Figure 13-33 represent the entire procedure for communicating data using the I²C bus. Figure 13-33 (1) Start condition ~ address ~ data shows the processing from <1> to <7>, Figure 13-33 (2) Address ~ data ~ data shows the processing from <3> to <12>, and Figure 13-33 (3) Data ~ data ~ stop condition shows the processing from <8> to <19>.

Figure 13-33. Example of Slave to Master Communication (8th Cycle Clock Stretching Is Selected for Master, 9th Cycle Clock Stretching Is Selected for Slave) (2/3)

(2) Address ~ data ~ data



Notes 1. For releasing clock stretch state during reception of a master device, write "FFH" to IICA0 or set the WREL0 bit.


2. Write data to IICA0, not setting the WREL0 bit, in order to cancel a clock stretch state during transmission by a slave device.

The meanings of <3> to <12> in (2) Address ~ data ~ data in Figure 13-33 are explained below.

- <3> In the slave device if the address received matches the address (SVA0 value) of a slave device^{Note}, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKD0 = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICA0: end of address transmission) at the falling edge of the 9th clock. The slave device whose address matched the transmitted slave address sets a clock stretch status (SCLA0 = 0) and issues an interrupt (INTIICA0: address match)^{Note}.
- <5> The master device changes the timing of the clock stretch status to the 8th clock (WTIM0 = 0).
- <6> The slave device writes the data to transmit to the IICA shift register 0 (IICA0) and releases the clock stretch status that it set by the slave device.
- <7> The master device releases the clock stretch status (WREL0 = 1) and starts transferring data from the slave device to the master device.
- <8> The master device sets a clock stretch status (SCLA0 = 0) at the falling edge of the 8th clock, and issues an interrupt (INTIICA0: end of transfer). Because of ACKE0 = 1 in the master device, the master device then sends an ACK by hardware to the slave device.
- <9> The master device reads the received data and releases the clock stretch status (WREL0 = 1).
- <10> The ACK is detected by the slave device (ACKD0 = 1) at the rising edge of the 9th clock.
- <11> The slave device set a clock stretch status (SCLA0 = 0) at the falling edge of the 9th clock, and the slave device issue an interrupt (INTIICA0: end of transfer).
- <12> By the slave device writing the data to transmit to the IICA0 register, the wait status set by the slave device is released. The slave device then starts transferring data to the master device.
- Note If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAA0 = 1). The slave device also does not issue the INTIICA0 interrupt (address match) and does not set a clock stretch status. The master device, however, issues the INTIICA0 interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.
- Remark <1> to <19> in Figure 13-33 represent the entire procedure for communicating data using the I²C bus. Figure 13-33 (1) Start condition ~ address ~ data shows the processing from <1> to <7>, Figure 13-33 (2) Address ~ data ~ data shows the processing from <3> to <12>, and Figure 13-33 (3) Data ~ data ~ stop condition shows the processing from <8> to <19>.

Figure 13-33. Example of Slave to Master Communication (8th Cycle Clock Stretching is Changed to 9th Cycle Clock Stretching for Master, 9th Cycle Clock Stretching is Selected for Slave) (3/3)

(3) Data ~ data ~ stop condition



Notes 1. To cancel a clock stretch state, write "FFH" to IICA0 or set the WREL0 bit.

- 2. Make sure that the time between the rise of the SCLA0 pin signal and the generation of the stop condition after a stop condition has been issued is at least 4.0 μ s when specifying standard mode and at least 0.6 μ s when specifying fast mode.
- **3.** Write data to IICA0, not setting the WREL0 bit, in order to cancel a clock stretch state during transmission by a slave device.
- **4.** If a clock stretch state during transmission by a slave device is canceled by setting the WREL0 bit, the TRC0 bit will be cleared.

The meanings of <8> to <19> in (3) Data ~ data ~ stop condition in Figure 13-33 are explained below.

- <8> The master device sets a clock stretch status (SCLA0 = 0) at the falling edge of the 8th clock, and issues an interrupt (INTIICA0: end of transfer). Because of ACKE0 = 0 in the master device, the master device then sends an ACK by hardware to the slave device.
- <9> The master device reads the received data and releases the clock stretch status (WREL0 = 1).
- <10> The ACK is detected by the slave device (ACKD0 = 1) at the rising edge of the 9th clock.
- <11> The slave device set a clock stretch status (SCLA0 = 0) at the falling edge of the 9th clock, and the slave device issue an interrupt (INTIICA0: end of transfer).
- <12> By the slave device writing the data to transmit to the IICA register, the clock stretch status set by the slave device is released. The slave device then starts transferring data to the master device.
- <13> The master device issues an interrupt (INTIICA0: end of transfer) at the falling edge of the 8th clock, and sets a clock stretch status (SCLA0 = 0). Because ACK control (ACKE0 = 1) is performed, the bus data line is at the low level (SDAA0 = 0) at this stage.
- <14> The master device sets NACK as the response (ACKE0 = 0) and changes the timing at which it sets the clock stretch status to the 9th clock (WTIM0 = 1).
- <15> If the master device releases the clock stretch status (WREL0 = 1), the slave device detects the NACK (ACKD0 = 0) at the rising edge of the 9th clock.
- <16> The master device and slave device set a clock stretch status (SCLA0 = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICA0: end of transfer).
- <17> When the master device issues a stop condition (SPT0 = 1), the bus data line is cleared (SDAA0 = 0) and the master device releases the clock stretch status. The master device then waits until the bus clock line is set (SCLA0 = 1).
- <18> The slave device acknowledges the NACK, halts transmission, and releases the clock stretch status (WREL0 = 1) to end communication. Once the slave device releases the clock stretch status, the bus clock line is set (SCLA0 = 1).
- <19> Once the master device recognizes that the bus clock line is set (SCLA0 = 1) and after the stop condition setup time has elapsed, the master device sets the bus data line (SDAA0 = 1) and issues a stop condition (i.e. SCLA0 =1 changes SDAA0 from 0 to 1). The slave device detects the generated stop condition and slave device issue an interrupt (INTIICA0: stop condition).
- Remark <1> to <19> in Figure 13-33 represent the entire procedure for communicating data using the I²C bus. Figure 13-33 (1) Start condition ~ address ~ data shows the processing from <1> to <7>, Figure 13-33 (2) Address ~ data ~ data shows the processing from <3> to <12>, and Figure 13-33 (3) Data ~ data ~ stop condition shows the processing from <8> to <19>.

CHAPTER 14 LCD CONTROLLER/DRIVER

The number of LCD display function pins of the RL78/L12 differs depending on the product. The following table shows the number of pins of each product.

Table 14-1. Number of LCD Display Function Pins of Each Product (1/3)

(a) 32-pin and 44-pin products

	Part No.								RL78	3/L12							
Item			32 p	ins (R	5F10F	ЯВх (х	= C, A	, 8))		44 pins (R5F10RFx (x = C, A, 8))							
Number of LCD ou	Segment signal outputs: 13 Common signal outputs: 4							_		ignal d		s: 22 (1 s: 8	18) ^{Note}				
Correspondence between	x I/O port	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
multiplexed segment signal output pin	P1x	SEG 6	SEG 5	SEG 4	SEG 32	SEG 31	SEG 30	SEG 29	SEG 28	SEG 6	SEG 5	SEG 4	SEG 32	SEG 31	SEG 30	SEG 29	SEG 28
functions and I/O port pin	P3x	_	-	_	_	_	-	_	SEG 19	_	-	_	_	-	SEG 17	SEG 18	SEG 19
functions	P4x	_	-	-	-	-	-	_	_	-	-	_	_	_	-	-	_
	P5x	_	-	_	_	_	-	_	_	-	-	_	_	_	_	_	_
	P6x	_	1	1	1	_	١	SEG 20	SEG 21	ı	١	_	_	_	_	SEG 20	SEG 21
	P7x	-	1	-	1	-	-	_	_	-	-	_	_	-	_	-	_
	P12x	_	_	-	_	_		-				_	_	_	_	_	SEG 25
	P14x	-	_	-	_	_	-	-	SEG 27	-	-	_	_	SEG 34	SEG 33	SEG 26	SEG 27
Correspondence b multiplexed COM s pin functions and I functions	_						_										
Correspondence between					SE	.G0				SEG0							
	multiplexed COM signal output pin functions and other LCD				-	_				SEG1							
display pin function					-	_							SE	:G2			
					-	_							SE	:G3			

Note () indicates the number of signal output pins when 8 com is used.

Table 14-1. Number of LCD Display Function Pins of Each Product (2/3)

(b) 48-pin and 52-pin products

	Part No.								RL78	3/L12							
Item			48 p	oins (R	5F10F	RGx (x	= C, A	, 8))			52	oins (R	5F10F	RJx (x	= C, A	, 8))	
Number of LCD ou	itput pins	Segment signal outputs: 26 (22) ^{Note} Common signal outputs: 8								Segment signal outputs: 30 (26) ^{Note} Common signal outputs: 8							
Correspondence between	x I/O port	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
multiplexed segment signal output pin	P1x	SEG 6	SEG 5	SEG 4	SEG 32	SEG 31	SEG 30	SEG 29	SEG 28	SEG 6	SEG 5	SEG 4	SEG 32	SEG 31	SEG 30	SEG 29	SEG 28
functions and I/O port pin	P3x	_	_	_	_	_	SEG 17	SEG 18	SEG 19	_	_	_	_	_	SEG 17	SEG 18	SEG 19
functions	P4x	-	_	_	-	_	_	SEG 24	-	_	_	_	_	_	SEG 23	SEG 24	-
	P5x	-	_	_	-	_	_	-	SEG 7	_	_	_	_	_	_	SEG 8	SEG 7
	P6x	-	_	_	-	_	_	SEG 20	SEG 21	_	_	_	_	_	_	SEG 20	SEG 21
	P7x	_	_	_	_	_	_		SEG 16	_	_	_	_	_	_	SEG 15	SEG 16
	P12x	-	_	_	-	_	_	-	SEG 25	_	_	_	_	_	_	_	SEG 25
	P14x	-	_	_	SEG 35	SEG 34	SEG 33	SEG 26	SEG 27	_	_	SEG 36	SEG 35	SEG 34	SEG 33	SEG 26	SEG 27
Correspondence between multiplexed COM signal output pin functions and I/O port pin functions		_						_									
Correspondence between					SE	:G0				SEG0							
· ·	multiplexed COM signal output pin functions and other LCD				SE	:G1				SEG1							
display pin function					SE	:G2							SE	:G2			
					SE	:G3							SE	:G3			

Note () indicates the number of signal output pins when 8 com is used.

Table 14-1. Number of LCD Display Function Pins of Each Product (3/3)

(c) 64-pin products

	Part No.				RL78	3/L12					
Item				64	pins (R5F10	RLx (x = C,	A))				
Number of LCD outp	out pins	Segment signal outputs: 39 (35) ^{Note} Common signal outputs: 8									
Correspondence between	X I/O port	7	6	5	4	3	2	1	0		
multiplexed segment signal	P1x	SEG6	SEG5	SEG4	SEG32	SEG31	SEG30	SEG29	SEG28		
output pin	P3x	-	-	-	-	-	SEG17	SEG18	SEG19		
functions and I/O port pin functions	P4x	ı	-	-	ı	SEG22	SEG23	SEG24	_		
port pin functions	P5x	ı	-	-	SEG11	SEG10	SEG9	SEG8	SEG7		
	P6x	ı	-	-	ı	ı	-	SEG20	SEG21		
	P7x		_	_	SEG12	SEG13	SEG14	SEG15	SEG16		
	P12x	_	-	_	-	-	_	_	SEG25		
	P14x	SEG38	SEG37	SEG36	SEG35	SEG34	SEG33	SEG26	SEG27		
Correspondence bet multiplexed COM sig functions and I/O por	ınal output pin	-									
Correspondence bet	ween				SE	G0					
	multiplexed COM signal output pin functions and other LCD display pin				SE	G1					
functions	LOD display pili				SE	G2					
					SE	G3					

Note () indicates the number of signal output pins when 8 com is used.

14.1 Functions of LCD Controller/Driver

The functions of the LCD controller/driver in the RL78/L12 microcontrollers are as follows.

- (1) Waveform A or B selectable
- (2) The LCD driver voltage generator can switch internal voltage boosting method, capacitor split method, and external resistance division method.
- (3) Automatic output of segment and common signals based on automatic display data register read
- (4) The reference voltage to be generated when operating the voltage boost circuit can be selected from 16 steps (contrast adjustment).
- (5) The LCD can be made to blink Note

Note Selecting f_{IL} as the LCD source clock (f_{LCD}) is prohibited.

Table 14-2 lists the maximum number of pixels that can be displayed in each display mode.

Table 14-2. Maximum Number of Pixels (1/5)

(a) 32-pin products

Drive Waveform for LCD Driver	LCD Driver Voltage Generator	Bias Mode	Number of Time Slices	Maximum Number of Pixels
Waveform A	External resistance	-	Static	13 (13 segment signals, 1 common signal)
	division	1/2	2	26 (13 segment signals, 2 common signals)
			3	39 (13 segment signals, 3 common signals)
		1/3	3	
			4	52 (13 segment signals, 4 common signals)
	Internal voltage	1/3	3	39 (13 segment signals, 3 common signals)
	boosting, capacitor split		4	52 (13 segment signals, 4 common signals)
Waveform B	External resistance division, internal voltage boosting, capacitor split	1/3	4	

Table 14-2. Maximum Number of Pixels (2/5)

(b) 44-pin products

Drive Waveform for LCD Driver	LCD Driver Voltage Generator	Bias Mode	Number of Time Slices	Maximum Number of Pixels			
Waveform A	External resistance	-	Static	22 (22 segment signals, 1 common signal)			
	division	1/2	2	44 (22 segment signals, 2 common signals)			
			3	66 (22 segment signals, 3 common signals)			
		1/3	3				
			4	88 (22 segment signals, 4 common signals)			
		1/4	8	144 (18 segment signals, 8 common signals)			
	Internal voltage	1/3	3	66 (22 segment signals, 3 common signals)			
	boosting		4	88 (22 segment signals, 4 common signals)			
		1/4	8	144 (18 segment signals, 8 common signals)			
	Capacitor split	1/3	3	66 (22 segment signals, 3 common signals)			
			4	88 (22 segment signals, 4 common signals)			
Waveform B	External resistance	1/3	4				
	division, internal voltage boosting	1/4	8	176 (22 segment signals, 8 common signals)			
	Capacitor split	1/3	4	88 (22 segment signals, 4 common signals)			

Table 14-2. Maximum Number of Pixels (3/5)

(c) 48-pin products

Drive Waveform for LCD Driver	LCD Driver Voltage Generator	Bias Mode	Number of Time Slices	Maximum Number of Pixels			
Waveform A	External resistance	esistance – Static		26 (26 segment signals, 1 common signal)			
	division	1/2	2	52 (26 segment signals, 2 common signals)			
			3	78 (26 segment signals, 3 common signals)			
		1/3	3				
			4	104 (26 segment signals, 4 common signals			
			8	176 (22 segment signals, 8 common signals)			
	Internal voltage	1/3	3	78 (26 segment signals, 3 common signals)			
	boosting		4	104 (26 segment signals, 4 common signals)			
		1/4	8	176 (22 segment signals, 8 common signals)			
	Capacitor split	1/3	3	78 (26 segment signals, 3 common signals)			
			4	104 (26 segment signals, 4 common signals)			
Waveform B	External resistance	1/3	4				
	division, internal voltage boosting	1/4	8	176 (22 segment signals, 8 common signals)			
	Capacitor split	1/3	4	104 (26 segment signals, 4 common signals)			

Table 14-2. Maximum Number of Pixels (4/5)

(d) 52-pin products

Drive Waveform for LCD Driver	LCD Driver Voltage Generator	Bias Mode	Number of Time Slices	Maximum Number of Pixels			
Waveform A	External resistance	-	Static	30 (30 segment signals, 1 common signal)			
	division	1/2	2	60 (30 segment signals, 2 common signals)			
			3	90 (30 segment signals, 3 common signals)			
		1/3	3				
			4	120 (30 segment signals, 4 common signals)			
			8	208 (26 segment signals, 8 common signals)			
	Internal voltage	1/3	3	90 (30 segment signals, 3 common signals)			
	boosting		4	120 (30 segment signals, 4 common signals)			
		1/4	8	208 (26 segment signals, 8 common signals)			
	Capacitor split	1/3	3	90 (30 segment signals, 3 common signals)			
			4	120 (30 segment signals, 4 common signals)			
Waveform B	External resistance	1/3	4				
	division, internal voltage boosting	1/4	8	208 (26 segment signals, 8 common signals)			
	Capacitor split	1/3	4	120 (30 segment signals, 4 common signals)			

Table 14-2. Maximum Number of Pixels (5/5)

(e) 64-pin products

Drive Waveform for LCD Driver	LCD Driver Voltage Generator	Bias Mode	Number of Time Slices	Maximum Number of Pixels			
Waveform A	External resistance	-	Static	39 (39 segment signals, 1 common signal)			
	division	1/2	2	78 (39 segment signals, 2 common signals)			
			3	117 (39 segment signals, 3 common signals)			
		1/3	3				
			4	156 (39 segment signals, 4 common signals)			
			8	280 (35 segment signals, 8 common signals)			
	Internal voltage	1/3	3	117 (39 segment signals, 3 common signals)			
	boosting		4	156 (39 segment signals, 4 common signals)			
		1/4	8	280 (35 segment signals, 8 common signals)			
	Capacitor split	1/3	3	117 (39 segment signals, 3 common signals)			
			4	156 (39 segment signals, 4 common signals)			
Waveform B	External resistance	1/3	4				
	division, internal voltage boosting	1/4	8	280 (35 segment signals, 8 common signals)			
	Capacitor split	1/3	4	156 (39 segment signals, 4 common signals)			

14.2 Configuration of LCD Controller/Driver

The LCD controller/driver consists of the following hardware.

Table 14-3. Configuration of LCD Controller/Driver

Item	Configuration
Control registers	Peripheral enable register 0 (PER0) LCD mode register 0 (LCDM0) LCD mode register 1 (LCDM1) Subsystem clock supply mode control register (OSMC) LCD clock control register 0 (LCDC0) LCD boost level control register (VLCD) LCD input switch control register (ISCLCD) LCD port function registers 0 to 4 (PFSEG0 to PFSEG4) Port mode registers 1, 3 to 7, 12, 14 (PM1, PM3 to PM7, PM12, PM14)




Figure 14-1. Block Diagram of LCD Controller/Driver

14.3 Registers Controlling LCD Controller/Driver

The following ten registers are used to control the LCD controller/driver.

- Peripheral enable register 0 (PER0)
- LCD mode register 0 (LCDM0)
- LCD mode register 1 (LCDM1)
- Subsystem clock supply mode control register (OSMC)
- LCD clock control register 0 (LCDC0)
- LCD boost level control register (VLCD)
- · LCD input switch control register (ISCLCD)
- LCD port function registers 0 to 4 (PFSEG0 to PFSEG4)
- Port mode registers 1, 3 to 7, 12, 14 (PM1, PM3 to PM7, PM12, PM14)

14.3.1 Peripheral enable register 0 (PER0)

PER0 enables or disables supplying the clock to the peripheral hardware. Clock supply to a hardware macro that is not used is stopped in order to reduce the power consumption and noise.

When the LCD controller/driver is used in subsystem clock (fsub), be sure to set bit 7 (RTCEN) of this register to 1.

This register is set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

Figure 14-2. Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H After reset: 00H R/W <7> 6 <5> <4> <2> <0> Symbol 3 1 PER0 **RTCEN** 0 **ADCEN** IICA0EN 0 SAU0EN 0 TAU0EN

RTCEN	Real-time clock (RTC),	LCD controller/driver, clock o	utput/buzzer output controller
	12-bit interval timer	12-bit interval timer When subsystem clock (fsub) is selected	
0	Stops input clock supply. • SFR used by the real-time	Stops input clock and subsystem clock supply.	Enables input clock and main system clock supply
	clock (RTC) and 12-bit interval timer cannot be written. • The real-time clock (RTC) and 12-bit interval timer are in the reset status.	SFR used by the LCD controller/driver and clock output/buzzer output controller can be read and written.	SFR used by the LCD controller/driver and clock output/buzzer output controller can be read and written.
1	Enables input clock supply. • SFR used by the real-time	Enables input clock and subsystem clock supply	
	clock (RTC) and 12-bit interval timer can be read and written.	SFR used by the LCD controller/driver and clock output/buzzer output controller can be read and written.	

- Cautions 1. The subsystem clock supply to peripheral functions other than the real-time clock, 12-bit interval timer, and LCD controller/driver can be stopped in HALT mode when the subsystem clock is used, by setting the RTCLPC bit of the subsystem clock supply mode control register (OSMC) to 1. In this case, set the RTCEN bit of the PER0 register to 1 and the other bits (bits 0 to 6) to 0.
 - 2. Be sure to set bits 1, 3, and 6 to "0".

14.3.2 LCD mode register 0 (LCDM0)

LCDM0 specifies the LCD operation.

This register is set by using an 8-bit memory manipulation instruction.

Reset signal generation sets LCDM0 to 00H.

Figure 14-3. Format of LCD Mode Register 0 (LCDM0) (1/2)

Address: FFF40H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
LCDM0	MDSET1	MDSET0	LWAVE	LDTY2	LDTY1	LDTY0	LBAS1	LBAS0

MDSET1	MDSET0	LCD drive voltage generator selection					
0	0	External resistance division method					
0	1	Internal voltage boosting method					
1	0	Capacitor split method					
1	1	Setting prohibited					

LWAVE	LCD display waveform selection
0	Waveform A
1	Waveform B

LDTY2	LDTY1	LDTY0	Selection of time slice of LCD display
0	0	0	Static
0	0	1	2-time slice
0	1	0	3-time slice
0	1	1	4-time slice
1	0	1	8-time slice
Other than above		e	Setting prohibited

Figure 14-3. Format of LCD Mode Register 0 (LCDM0) (2/2)

Address: FFF40H After reset: 00H R/W Symbol 6 2 0 5 4 3 LCDM0 MDSET1 MDSET0 **LWAVE** LDTY2 LDTY1 LDTY0 LBAS1 LBAS0

LBAS1	LBAS0	LCD display bias mode selection
0	0	1/2 bias method
0	1	1/3 bias method
1	0	1/4 bias method
1	1	Setting prohibited

Cautions 1. Do not rewrite the LCDM0 value while the SCOC bit of the LCDM1 register = 1.

- 2. When "Static" is selected (LDTY2 to LDTY0 bits = 000B), be sure to set the LBAS1 and LBAS0 bits to the default value (00B). Otherwise, the operation will not be guaranteed.
- 3. Only the combinations of display waveform, number of time slices, and bias method shown in Table 14-4 are supported.

Combinations of settings not shown in Table 14-4 are prohibited.

Table 14-4. Combinations of Display Waveform, Time Slices, and Bias Method and Frame Frequency

Display		Set Value						Driving Voltage Generation Method			
Display Waveform	Number of Time Slices	Bias Mode	LWAVE	LDTY2	LDTY1	LDTY0	LBAS1	LBAS0	External Resistance Division	Internal Voltage Boosting	Capacitor Split
Waveform A	8	1/4	0	1	0	1	1	0	(24 to 128 Hz)	(24 to 64 Hz)	×
Waveform A	4	1/3	0	0	1	1	0	1	(24 to 128 Hz)	(24 to 128 Hz)	O (24 to 128 Hz)
Waveform A	3	1/3	0	0	1	0	0	1	(32 to 128 Hz)	(32 to 128 Hz)	(32 to 128 Hz)
Waveform A	3	1/2	0	0	1	0	0	0	(32 to 128 Hz)	×	×
Waveform A	2	1/2	0	0	0	1	0	0	(24 to 128 Hz)	×	×
Waveform A	Sta	atic	0	0	0	0	0	0	(24 to 128 Hz)	×	×
Waveform B	8	1/4	1	1	0	1	1	0	(24 to 128 Hz)	(24 to 64 Hz)	×
Waveform B	4	1/3	1	0	1	1	0	1	(24 to 128 Hz)	(24 to 128 Hz)	O (24 to 128 Hz)

Remark O: Supported

×: Not supported

14.3.3 LCD mode register 1 (LCDM1)

LCDM1 enables or disables display operation, voltage boost circuit operation, and capacitor split circuit operation, and specifies the display data area and the low voltage mode.

LCDM1 is set using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets LCDM1 to 00H.

Figure 14-4. Format of LCD Mode Register 1 (LCDM1) (1/2)

Address: FFF41H After reset: 00H R/W Symbol <6> <5> <4> <3> 2 <0> <7> 1 LCDM1 LCDON scoc 0 0 LCDVLM **VLCON BLON LCDSEL**

scoc	LCDON	LCD display enable/disable
		When normal liquid crystal waveform (waveform A or B) is output
0	0	Output ground level to segment/common pin
0	1	
1	0	Display off (all segment outputs are deselected.)
1	1	Display on

VLCON	Voltage boost circuit or capacitor split circuit operation enable/disable
0	Stops voltage boost circuit or capacitor split circuit operation
1 Note 1	Enables voltage boost circuit or capacitor split circuit operation

BLONNote 2	LCDSEL	Display data area control
0	0	Displaying an A-pattern area data (lower four bits of LCD display data register)
0	1	Displaying a B-pattern area data (higher four bits of LCD display data register)
1	0	Alternately displaying A-pattern and B-pattern area data (blinking display corresponding
1	1	to the constant-period interrupt (INTRTC) timing of the real-time clock (RTC))

Notes 1. Setting is prohibited when External resistance division method.

2. When fill is selected as the LCD source clock (flcp), be sure to set the BLON bit to "0".

(Cautions are listed on the next page.)

Figure 14-4. Format of LCD Mode Register 1 (LCDM1) (2/2)

Address: FFF41H After reset: 00H R/W <4> Symbol <6> <5> <3> 2 1 <0> LCDM1 **LCDON** SCOC **VLCON** BLON **LCDSEL** 0 **LCDVLM**

LCDVLM ^{Note}	Control of default value of voltage boosting pin
0	Set when V _{DD} ≥ 2.7 V
1	Set when V _{DD} ≤ 4.2 V

Note This bit is used to boost the voltage efficiently when using the voltage boost circuit by setting the initial V_{LX} pin status.

If V_{DD} is 2.7 V or higher when voltage boosting starts, set the LCDVLM bit to 0; if V_{DD} is 4.2 V or lower, set the LCDVLM bit to 1.

If V_{DD} is within the range between 2.7 V and 4.2 V, the LCDVLM bit may be set to 0 or 1.

Cautions 1. To reduce power consumption when nothing is to be displayed on the LCD while the voltage boost circuit is in use, set the SCOC and VLCON bits to "0", and set the MDSET1 and MDSET0 bits to "00".

When MDSET1 and MDSET0 = 01, the internal reference voltage generator operates and so consumes power.

- When the external resistance division method has been set (MDSET1 and MDSET0 of LCDM0 = 00B) or capacitor split method has been set (MDSET1 and MDSET0 = 10B), set the LCDVLM bit to 0.
- 3. Do not rewrite the VLCON and LCDVLM bits while SCOC = 1.
- 4. Set the BLON and LCDSEL bits to 0 when 8 has been selected as the number of time slices for the display mode.
- 5. To use the internal voltage boosting method, specify the reference voltage by using the VLCD register (select the internal boosting method (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default reference voltage is used), wait for the reference voltage setup time (5 ms (min.)), and then set the VLCON bit to 1.

14.3.4 Subsystem clock supply mode control register (OSMC)

OSMC is used to reduce power consumption by stopping as many unnecessary clock functions as possible.

If the RTCLPC bit is set to 1, power consumption can be reduced, because clock supply to the peripheral functions, except the real-time clock, 12-bit interval timer, clock output/buzzer output, and LCD controller/driver, is stopped in HALT mode while the subsystem clock is selected as the CPU clock. Set bit 7 (RTCEN) of peripheral enable register 0 (PER0) to 1 before specifying this setting.

In addition, the OSMC register can be used to select the operation clock of the real-time clock, 12-bit interval timer, and LCD controller/driver.

This register is set by using an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 00H.

Figure 14-5. Format of Subsystem Clock Supply Mode Control Register (OSMC)

Address: F00	DF3H After r	eset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
OSMC	RTCLPC	0	0	WUTMMCK0	0	0	0	0

RTCLPC	Setting in HALT mode while subsystem clock is selected as CPU clock
0	Enables subsystem clock supply to peripheral functions. (See Table 19-1 for the peripheral functions whose operations are enabled.)
1	Stops subsystem clock supply to peripheral functions except real-time clock, 12-bit interval timer, and LCD controller/driver.

WUTMMCK0 ^{Note}	Selection of operation clock for real-time clock, 12-bit interval timer, and LCD driver/controller	Selection of clock output from PCLBUZn pin of clock output/buzzer output
0	Subsystem clock (fsub)	Selecting the subsystem clock (fsub) is enabled.
1	Low-speed on-chip oscillator clock (f∟)	Selecting the subsystem clock (fsub) is disabled.

Note Be sure to select the subsystem clock (WUTMMCK0 bit = 0) if the subsystem clock is oscillating.

Cautions 1. The subsystem clock and low-speed on-chip oscillator clock can only be switched by using the WUTMMCK0 bit if the real-time clock, 12-bit interval timer, and LCD driver/controller are all stopped. The setting must not be changed after the operation starts.

These are stopped as follows:

Real-time clock: Set the RTCE bit to 0. 12-bit interval timer: Set the RINTE bit to 0.

LCD driver/controller: Set the SCOC and VLCON bits to 0.

The 32-pin product does not have a subsystem clock. Therefore, be sure to select
the low-speed on-chip oscillator clock (WUTMMCK0 = 1) when selecting a low-speed
clock as the LCD source clock (flcp).

Remark RTCE: Bit 7 of real-time clock control register 0 (RTCC0)

RINTE: Bit 15 of interval timer control register (ITMC)

SCOC: Bit 6 of LCD mode register 1 (LCDM1) VLCON: Bit 5 of LCD mode register 1 (LCDM1)

14.3.5 LCD clock control register 0 (LCDC0)

LCDC0 specifies the LCD source clock and LCD clock.

The frame frequency is determined according to the LCD clock and the number of time slices.

This register is set by using an 8-bit memory manipulation instruction.

Reset signal generation sets LCDC0 to 00H.

Address: FFF42H After reset: 00H R/W

Figure 14-6. Format of LCD Clock Control Register 0 (LCDC0) (1/2)

Symbol	7	6	5		4		3	2	1	0
LCDC0	0	0	LCDC	C05 LC	LCDC04 LCDC03		LCDC02	LCDC01	LCDC00	
	(1/2									(1/2)
	LCDC05	LCDC04	LCDC03	LCDC02	LCDC0)1	LCDC00	L	.CD clock (LCD	CL)
	0	0	0	0	0		1	fsub/2 ² or fiL/2 ^{2 Note}		

LCDC05	LCDC04	LCDC03	LCDC02	LCDC01	LCDC00	LCD clock (LCDCL)
0	0	0	0	0	1	fsub/2 ² or fiL/2 ^{2 Note}
0	0	0	0	1	0	fsub/2 ³ or fiL/2 ^{3 Note}
0	0	0	0	1	1	fsub/2 ⁴ or fiL/2 ^{4 Note}
0	0	0	1	0	0	fsub/2 ⁵ or fiL/2 ⁵ Note
0	0	0	1	0	1	fsub/26 or fil/26 Note
0	0	0	1	1	0	fs∪в/2 ⁷ or fı∟/2 ^{7 Note}
0	0	0	1	1	1	fsub/28 or fil/28 Note
0	0	1	0	0	0	fsub/29 or fiL/29 Note
0	0	1	0	0	1	fsub/2 ¹⁰

Cautions 1. Be sure to set bits 6 and 7 to "0".

- 2. Set the frame frequency in a range from 32 Hz to 128 Hz (24 Hz to 128 Hz when fi∟ is selected). And set the LCD clock (LCDCL) to no more than 512 Hz (no more than 235 Hz when fill is selected) when the internal voltage boosting method, and the capacitor split method have been specified.
- 3. Do not set LCDC0 when the SCOC bit of the LCDM1 register is 1.

(Remark is listed on the next page.)

Figure 14-6. Format of LCD Clock Control Register 0 (LCDC0) (2/2)

After reset: 00H Address: FFF42H Symbol 5 4 2 1 0 LCDC0 0 0 LCDC05 LCDC04 LCDC03 LCDC02 LCDC01 LCDC00

						(2/2
LCDC05	LCDC04	LCDC03	LCDC02	LCDC01	LCDC00	LCD clock (LCDCL)
0	1	0	0	0	1	fmain/2 ⁸
0	1	0	0	1	0	f _{MAIN} /2 ⁹
0	1	0	0	1	1	fmain/2 ¹⁰
0	1	0	1	0	0	f _{MAIN} /2 ¹¹
0	1	0	1	0	1	f _{MAIN} /2 ¹²
0	1	0	1	1	0	f _{MAIN} /2 ¹³
0	1	0	1	1	1	fmain/2 ¹⁴
0	1	1	0	0	0	f _{MAIN} /2 ¹⁵
0	1	1	0	0	1	f _{MAIN} /2 ¹⁶
0	1	1	0	1	0	fmain/2 ¹⁷
0	1	1	0	1	1	f _{MAIN} /2 ¹⁸
1	0	1	0	1	1	f _{MAIN} /2 ¹⁹
		Other th	Setting prohibited			

Cautions 1. Do not set LCDC0 when the SCOC bit of the LCDM1 register is 1.

- 2. Be sure to set bits 6 and 7 to "0".
- 3. When the internal voltage boosting method and the capacitor split method are specified, set the LCD clock (LCDCL) as follows. For details, see Table 14-4 Combinations of Display Waveform, Time Slices, and Bias Method and Frame Frequency
 - If fsub is selected, set the clock to a frequency no greater than 512 Hz.
 - If fi⊥ is selected, set the clock to a frequency no greater than 235 Hz.

Remark fmain: Main system clock frequency fsub: Subsystem clock frequency

fil: Low-speed on-chip oscillator clock frequency

14.3.6 LCD boost level control register (VLCD)

VLCD selects the reference voltage that is to be generated when operating the voltage boost circuit (contrast adjustment). The reference voltage can be selected from 16 steps.

This register is set by using an 8-bit memory manipulation instruction.

Reset signal generation sets VLCD to 04H.

Figure 14-7. Format of LCD Boost Level Control Register (VLCD)

Address: F	FFF43H	After r	eset: 04H R/	N					
Symbol	7		6	5	4	3	2	1	0
VLCD	0		0	0	VLCD4	VLCD3	VLCD2	VLCD1	VLCD0

VLCD4	VLCD3	VLCD2	3			VL	4 voltage
					selection (contrast adjustment)	1/3 bias method	1/4 bias method
0	0	1	0	0	1.00 V (default)	3.00 V	4.00 V
0	0	1	0	1	1.05 V	3.15 V	4.20 V
0	0	1	1	0	1.10 V	3.30 V	4.40 V
0	0	1	1	1	1.15 V	3.45 V	4.60 V
0	1	0	0	0	1.20 V	3.60 V	4.80 V
0	1	0	0	1	1.25 V	3.75 V	5.00 V
0	1	0	1	0	1.30 V	3.90 V	5.20 V
0	1	0	1	1	1.35 V	4.05 V	Setting prohibited
0	1	1	0	0	1.40 V	4.20 V	Setting prohibited
0	1	1	0	1	1.45 V	4.35 V	Setting prohibited
0	1	1	1	0	1.50 V	4.50 V	Setting prohibited
0	1	1	1	1	1.55 V	4.65 V	Setting prohibited
1	0	0	0	0	1.60 V	4.80 V	Setting prohibited
1	0	0	0	1	1.65 V	4.95 V	Setting prohibited
1	0	0	1	0	1.70 V	5.10 V	Setting prohibited
1	0	0	1	1	1.75 V	5.25 V	Setting prohibited
	(Other than above	Setting prohibited				

Cautions 1. The VLCD setting is valid only when the voltage boost circuit is operating.

- 2. Be sure to set bits 5 to 7 to "0".
- 3. Be sure to change the VLCD value after having stopped the operation of the voltage boost circuit (VLCON = 0).
- 4. To use the internal voltage boosting method, specify the reference voltage by using the VLCD register (select the internal boosting method (by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B) if the default reference voltage is used), wait for the reference voltage setup time (5 ms (min.)), and then set VLCON to 1.
- 5. With the external resistance division method and the capacitor split method, use the default value (04H) for the VLCD resistor.

14.3.7 LCD input switch control register (ISCLCD)

Input to the schmitt trigger buffer must be invalid until the CAPL/P126, CAPH/P127, and VL₃/P125 pins are set to operate as LCD function pins in order to prevent through-current from entering.

This register is set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets ISCLCD to 00H.

Figure 14-8. Format of LCD Input Switch Control Register (ISCLCD)

Address	: F0308H	After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
ISCLCD	0	0	0	0	0	0	ISCVL3	ISCCAP

ISCVL3	V∟₃/P125 pin Schmitt trigger buffer control					
0	Input invalid					
1	Input valid					

ISCCAP	CAPL/P126, CAPH/P127 pins Schmitt trigger buffer control
0	Input invalid
1	Input valid

Cautions 1. If ISCVL3 = 0, set the corresponding port registers as follows:

PU125 bit of PU12 register = 0, P125 bit of P12 register = 0

2. If ISCCAP = 0, set the corresponding port registers as follows:

PU127 bit of PU12 register = 0, P127 bit of P12 register = 0

PU126 bit of PU12 register = 0, P126 bit of P12 register = 0

(a) Operation of ports that alternately function as VL3, CAPL, and CAPH pins

The functions of the V_{L3}/P125, CAPL/P126, and CAPH/P127 pins can be selected by using the LCD input switch control register (ISCLCD), LCD mode register 0 (LCDM0), and port mode register 12 (PM12).


VL3/P125

Table 14-5. Settings of VL₃/P125 Pin Function

Bias Setting (LBAS1 and LBAS0 Bits of LCDM0 Register)	ISCVL3 Bit of ISCLCD Register	PM125 Bit of PM12 Register	Pin Function	Initial Status
Other than 1/4 bias method	0	1	Digital input ineffective mode	$\sqrt{}$
(LBAS1, LBAS0 = 00 or 01)	1	0	Digital output mode	-
	1	1	Digital input mode	-
1/4 bias method (LBAS1, LBAS0 = 10)	0	1	V _{L3} function mode	-
Othe	Setting prohibited			

The following shows the VL₃/P125 pin function status transitions.

Figure 14-9. VL3/P125 Pin Function Status Transitions



Caution Be sure to set the VL3 function mode before segment output starts (while SCOC bit of LCD mode register 1 (LCDM1) is 0).


• CAPL/P126 and CAPH/P127

Table 14-6. Settings of CAPL/P126 and CAPH/P127 Pin Functions

LCD Drive Voltage Generator (MDSET1 and MDSET0 Bits of LCDM0 Register)	ISCCAP Bit of ISCLCD Register	PM126 and PM127 Bits of PM12 Register	Pin Function	Initial Status
External resistance division	0	1	Digital input ineffective mode	√
(MDSET1, MDSET0 = 00)	1	0	Digital output mode	-
	1	1	Digital input mode	-
Internal voltage boosting or capacitor split (MDSET1, MDSET0 = 01 or 10)	0	1	CAPL/CAPH function mode	-
Othe	r than above	Setting prohibited		

The following shows the CAPL/P126 and CAPH/P127 pin function status transitions.

Figure 14-10. CAPL/P126 and CAPH/P127 Pin Function Status Transitions



Caution Be sure to set the CAPL/CAPH function mode before segment output starts (while SCOC bit of LCD mode register 1 (LCDM1) is 0).

14.3.8 LCD port function registers 0 to 4 (PFSEG0 to PFSEG4)

These registers specify whether to use pins P10 to P17, P30 to P32, P41 to P43, P50 to P54, P60, P61, P70 to P74, P120, and P140 to P147 as port pins (other than segment output pins) or segment output pins.

These registers are set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

Remark The correspondence between the segment output pins (SEGxx) and the PFSEG register (PFSEGxx bits) and the existence of SEGxx pins in each product are shown in Table 14-7 Segment Output Pins in Each Product and Correspondence with PFSEG Register (PFSEG Bits).

Figure 14-11. Format of LCD Port Function Registers 0 to 4 (64-pin Products)

Address: F0	300H After	reset: F0H	R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG0	PFSEG07	PFSEG06	PFSEG05	PFSEG04	0	0	0	0
Address: F0	301H After	reset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG1	PFSEG15	PFSEG14	PFSEG13	PFSEG12	PFSEG11	PFSEG10	PFSEG09	PFSEG08
Address: F0	302H After	reset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG2	PFSEG23	PFSEG22	PFSEG21	PFSEG20	PFSEG19	PFSEG18	PFSEG17	PFSEG16
Address: F0	303H After	reset: FFH	R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG3	PFSEG31	PFSEG30	PFSEG29	PFSEG28	PFSEG27	PFSEG26	PFSEG25	PFSEG24
Address: F0	304H After	reset: 7FH	R/W					
Symbol	7	6	5	4	3	2	1	0
PFSEG4	0	PFSEG38	PFSEG37	PFSEG36	PFSEG35	PFSEG34	PFSEG33	PFSEG32
		Port (other than segment output)/segment outputs specification of Pmn pins						
	PFSEGxx	Port (other than se	egment outpu	t)/segment o	utputs specifi	cation of Pmi	n pins
	(xx = 04 to			egment outpu to 32, 41 to 4	, .			
	(xx = 04 to 46)	(mn =	10 to 17, 30	to 32, 41 to 4	3, 50 to 54, 6			
	(xx = 04 to	(mn =	10 to 17, 30	•	3, 50 to 54, 6			

Caution To use the Pmn pins as segment output pins (PFSEGxx = 1), be sure to set the PUmn bit of the PUm register, POMmn bit of the POMm register, and PIMmn bit of the PIMm register to "0".

Table 14-7. Segment Output Pins in Each Product and Correspondence with PFSEG Register (PFSEG Bits)

Bit Name of PFSEG Register	Corresponding SEGxx Pins	Alternate Port	64-pin	52-pin	48-pin	44-pin	32-pin
PFSEG04	SEG4	P15	√	√	V	√	√
PFSEG05	SEG5	P16	√	√	√	√	√
PFSEG06	SEG6	P17	√	√	√	√	√
PFSEG07	SEG7	P50	√	√	√	=	_
PFSEG08	SEG8	P51	√	√	-	-	_
PFSEG09	SEG9	P52	√	-	-	-	_
PFSEG10	SEG10	P53	V	-	-	_	-
PFSEG11	SEG11	P54	√	-	-	-	_
PFSEG12	SEG12	P74	√	-	-	-	_
PFSEG13	SEG13	P73	√	_	=	=	_
PFSEG14	SEG14	P72	√	_	=	=	_
PFSEG15	SEG15	P71	√	√	=	=	_
PFSEG16	SEG16	P70	V	√	√	-	-
PFSEG17	SEG17	P32	√	√	√	√	_
PFSEG18	SEG18	P31	√	√	√	√	_
PFSEG19	SEG19	P30	√	√	√	√	√
PFSEG20	SEG20	P61	√	√	√	√	√
PFSEG21	SEG21	P60	V	√	√	√	√
PFSEG22	SEG22	P43	√	-	-	-	_
PFSEG23	SEG23	P42	√	√	-	-	_
PFSEG24	SEG24	P41	√	√	√	-	_
PFSEG25	SEG25	P120	√	√	√	√	_
PFSEG26	SEG26	P141	V	√	√	√	-
PFSEG27	SEG27	P140	√	√	√	√	√
PFSEG28	SEG28	P10	√	√	√	√	√
PFSEG29	SEG29	P11	√	√	√	√	√
PFSEG30	SEG30	P12	√	√	√	√	√
PFSEG31	SEG31	P13	√	√	V	√	√
PFSEG32	SEG32	P14	√	√	V	√	√
PFSEG33	SEG33	P142	V	√	√	√	-
PFSEG34	SEG34	P143	V	√	√	√	-
PFSEG35	SEG35	P144	V	√	√	-	-
PFSEG36	SEG36	P145	V	√	-	-	-
PFSEG37	SEG37	P146	V	-	-	-	-
PFSEG38	SEG38	P147	V	-	-	-	-

(a) Operation of ports that alternately function as SEGxx pins

The functions of ports that also serve as segment output pins (SEGxx) can be selected by using the port mode control register (PMCxx), port mode register (PMxx), and LCD port function registers 0 to 4 (PFSEG0 to PFSEG4).


 P10 to P12, P15 to P17, P30 to P32, P42, P43, P50 to P54, P60, P61, P70 to P74, P140, P141 (ports that do not serve as analog input pins (ANIxx))

Initial Status PFSEGxx Bit of PMxx Bit of Pin Function PFSEG0 to PFSEG4 PMxx Register Registers Digital input ineffective mode $\sqrt{}$ 1 1 0 0 Digital output mode 0 1 Digital input mode 1 0 Segment output mode

Table 14-8. Settings of SEGxx/Port Pin Function

The following shows the SEGxx/port pin function status transitions.

Figure 14-12. SEGxx/Port Pin Function Status Transitions



Caution Be sure to set the segment output mode before segment output starts (while SCOC bit of LCD mode register 1 (LCDM1) is 0).


• P13, P14, P41, P120, P142 to P147 (ports that serve as analog input pins (ANIxx))

Table 14-9. Settings of ANIxx/SEGxx/Port Pin Function

PMCxx Bit of PMCxx Register	PFSEGxx Bit PFSEG0 to PFSEG4 Registers	PMxx Bit of PMxx Register	Pin Function	Initial Status
1	1	1	Analog input mode	\checkmark
0	0	0	Digital output mode	-
0	0	1	Digital input mode	-
0	1	0	Segment output mode	_
0	1	1	Digital input ineffective mode	_
	Other than above	Setting prohibited		

The following shows the ANIxx/SEGxx/port pin function status transitions.

Figure 14-13. ANIxx/SEGxx/Port Pin Function Status Transitions



Caution Be sure to set the segment output mode before segment output starts (while SCOC bit of LCD mode register 1 (LCDM1) is 0).

14.3.9 Port mode registers 1, 3 to 7, 12, 14 (PM1, PM3 to PM7, PM12, PM14)

These registers specify input/output of ports 1, 3 to 7, 12, and 14 in 1-bit units.

When using the ports (such as P10/SCK00/SEG28, P120/ANI17/SEG25) to be shared with the segment output pin for segment output, set the port mode register (PMxx) bit and port register (Pxx) bit corresponding to each port to 0.

Example: When using P10/SCK00/SEG28 for segment output

Set the PM10 bit of port mode register 1 to "0".

Set the P10 bit of port register 1 to "0".

These registers are set by using a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

Figure 14-14. Format of Port Mode Registers 1, 3 to 7, 12, 14 (PM1, PM3 to PM7, PM12, PM14) (64-pin Products)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10	FFF21H	FFH	R/W
								I			
PM3	1	1	1	1	1	PM32	PM31	PM30	FFF23H	FFH	R/W
									-		
PM4	1	1	1	1	PM43	PM42	PM41	PM40	FFF24H	FFH	R/W
		·	T		T	T	T	T			
PM5	1	1	1	PM54	PM53	PM52	PM51	PM50	FFF25H	FFH	R/W
			Г		Т	Т	Т	1	Ī		
PM6	1	1	1	1	1	1	PM61	PM60	FFF26H	FFH	R/W
					T	T	l	l	l		
PM7	1	1	1	PM74	PM73	PM72	PM71	PM70	FFF27H	FFH	R/W
D1440	D14407	DMAGO	DMAGE					D14400	l		D.044
PM12	PM127	PM126	PM125	1	1	1	1	PM120	FFF2CH	FFH	R/W
PM14	PM147	PM146	PM145	PM144	PM143	PM142	PM141	PM140	FFF2EH	FFH	R/W
FIVI 14	PIVI 147	FIVI 140	FIVI 145	FIVI 144	FIVI 143	FIVI 142	FIVI 14 I	FIVI 140	FFFZER	ГГП	IT/VV
	PMmn	Pmn pin I/O mode selection									
	I WILLIAM					= 1, 3 to 7					
	0	Output m	Output mode (output buffer on)								

PMmn	Pmn pin I/O mode selection
	(m = 1, 3 to 7, 12, 14; n = 0 to 7)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

Remark The figure shown above presents the format of port mode registers 1, 3 to 7, 12, and 14 of the 64-pin products. The format of the port mode register of other products, see Table 4-3 PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits mounted on each product.

14.4 LCD Display Data Registers

The LCD display data registers are mapped as shown in Table 14-10. The contents displayed on the LCD can be changed by changing the contents of the LCD display data registers.

Table 14-10. Relationship Between LCD Display Data Register Contents and Segment/Common Outputs (1/2)

(a) Other than 8-time-slice (static, 2-time slice, 3-time slice, and 4-time slice)

Register	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	64-pin	52-pin	48-pin	44-pin	32-pin
Name		СОМ	СОМ	СОМ	СОМ	СОМ	СОМ	СОМ	СОМ		·			
		7	6	5	4	3	2	1	0					
SEG0	F0400H	SEG0	(B-patte	ern area)	SEG0 (A-pattern area)			√	√	√	√	V	
SEG1	F0401H	SEG1	(B-patte	ern area)	SEG1	SEG1 (A-pattern area)			√	√	√	√	_
SEG2	F0402H	SEG2	(B-patte	ern area)	SEG2	(A-patte	ern area)	\checkmark	√	√	√	-
SEG3	F0403H	SEG3	(B-patte	ern area)	SEG3	(A-patte	ern area)	\checkmark	$\sqrt{}$	$\sqrt{}$	√	_
SEG4	F0404H	SEG4	(B-patte	ern area)	SEG4	(A-patte	ern area)	\checkmark	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
SEG5	F0405H	SEG5	(B-patte	ern area)	SEG5	(A-patte	ern area)	√	√	√	√	√
SEG6	F0406H	SEG6	(B-patte	ern area)	SEG6	(A-patte	ern area)	√	√	√	√	√
SEG7	F0407H	SEG7	(B-patte	ern area)	SEG7	(A-patte	ern area)	√	√	√	_	-
SEG8	F0408H	SEG8	(B-patte	ern area)	SEG8	(A-patte	ern area)	√	√	_	_	_
SEG9	F0409H	SEG9	(B-patte	ern area)	SEG9	(A-patte	ern area)	√	_	_	_	-
SEG10	F040AH	SEG1	0 (B-pat	tern are	a)	SEG1	0 (A-pat	tern are	a)	√	_	_	_	-
SEG11	F040BH	SEG1	1 (B-pat	tern are	a)	SEG1	1 (A-pat	tern are	a)	√	_	_	_	_
SEG12	F040CH	SEG1	2 (B-pat	tern are	a)	SEG1	2 (A-pat	tern are	a)	√	_	_	_	-
SEG13	F040DH	SEG1	3 (B-pat	tern are	a)	SEG1	3 (A-pat	tern are	a)	√	_	_	_	-
SEG14	F040EH	SEG14 (B-pattern area)				SEG1	4 (A-pat	tern are	a)	\checkmark	_	_	_	_
SEG15	F040FH	SEG15 (B-pattern area)				SEG1	5 (A-pat	tern are	a)	√	√	_	_	-
SEG16	F0410H	SEG16 (B-pattern area)			SEG1	6 (A-pat	tern are	a)	\checkmark	$\sqrt{}$	$\sqrt{}$	_	_	
SEG17	F0411H	SEG17 (B-pattern area)			SEG1	7 (A-pat	tern are	a)	\checkmark	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	_	
SEG18	F0412H	SEG18 (B-pattern area)			SEG1	8 (A-pat	tern are	a)	√	√	√	√	-	
SEG19	F0413H	SEG1	SEG19 (B-pattern area)			SEG1	9 (A-pat	tern are	a)	√	√	√	√	√
SEG20	F0414H	SEG2	0 (B-pat	tern are	a)	SEG2	0 (A-pat	tern are	a)	√	√	√	√	√
SEG21	F0415H	SEG2	1 (B-pat	tern are	a)	SEG2	1 (A-pat	tern are	a)	√	√	√	√	√
SEG22	F0416H	SEG2	2 (B-pat	tern are	a)	SEG2	2 (A-pat	tern are	a)	√	_	_	_	-
SEG23	F0417H	SEG2	3 (B-pat	tern are	a)	SEG2	3 (A-pat	tern are	a)	√	√	_	_	_
SEG24	F0418H	SEG2	4 (B-pat	tern are	a)	SEG2	4 (A-pat	tern are	a)	√	√	√	_	_
SEG25	F0419H	SEG2	5 (B-pat	tern are	a)	SEG2	5 (A-pat	tern are	a)	√	√	√	_	-
SEG26	F041AH	SEG2	6 (B-pat	tern are	a)	SEG2	6 (A-pat	tern are	a)	√	√	√	√	-
SEG27	F041BH	SEG2	7 (B-pat	tern are	a)	SEG2	7 (A-pat	tern are	a)	√	√	√	√	√
SEG28	F041CH	SEG2	8 (B-pat	tern are	a)	SEG2	8 (A-pat	tern are	a)	√	√	√	√	√
SEG29	F041DH	SEG2	9 (B-pat	tern are	a)	SEG2	9 (A-pat	tern are	a)	√	√	√	√	√
SEG30	F041EH	SEG3	0 (B-pat	tern are	a)	SEG3	0 (A-pat	tern are	a)	√	√	√	√	√
SEG31	F041FH	SEG3	1 (B-pat	tern are	a)	SEG3	1 (A-pat	tern are	a)	√	√	√	√	√
SEG32	F0420H	SEG3	2 (B-pat	tern are	a)	SEG3	2 (A-pat	tern are	a)	√	√	√	√	√
SEG33	F0421H	SEG3	3 (B-pat	tern are	a)	SEG3	3 (A-pat	tern are	a)	√	√	√	√	_
SEG34	F0422H	SEG3	4 (B-pat	tern are	a)	SEG3	4 (A-pat	tern are	a)	√	√	√	√	_
SEG35	F0423H	SEG3	5 (B-pat	tern are	a)	SEG3	5 (A-pat	tern are	a)	$\sqrt{}$	√	$\sqrt{}$	_	-
SEG36	F0424H	SEG3	6 (B-pat	tern are	a)	SEG3	6 (A-pat	tern are	a)	√	√	-	_	_
SEG37	F0425H	SEG37 (B-pattern area)			SEG3	7 (A-pat	tern are	a)	√	-	_	-	-	
SEG38	F0426H	SEG3	8 (B-pat	tern are	a)	SEG3	8 (A-pat	tern are	a)	√	_	_		

Remark √: Supported, –: Not supported

Table 14-10. Relationship Between LCD Display Data Register Contents and Segment/Common Outputs (2/2)

(b) 8-time slice

Register	Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	64-pin	52-pin	48-pin	44-pin	32-pin
Name		СОМ	СОМ	СОМ	СОМ	СОМ	СОМ	СОМ	СОМ		,	·		i i
		7	6	5	4	3	2	1	0					
SEG0	F0400H				SEG	O ^{Note}		√	√	√	√	√		
SEG1	F0401H				SEG	1 ^{Note}				√	√	√	√	_
SEG2	F0402H				SEG	2 ^{Note}				√	√	√	√	_
SEG3	F0403H				SEG	3 ^{Note}				\checkmark	√	$\sqrt{}$	√	_
SEG4	F0404H				SE	G4				\checkmark	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	\checkmark
SEG5	F0405H				SE	G5				\checkmark	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	\checkmark
SEG6	F0406H				SE	G6				√	√	√	√	√
SEG7	F0407H				SE	G7				\checkmark	√	√	_	-
SEG8	F0408H				SE	G8				√	√	_	_	_
SEG9	F0409H				SE	G9				√	_	_	_	_
SEG10	F040AH				SE	G10				√	_	_	_	_
SEG11	F040BH				SE	G11				√	_	_	_	_
SEG12	F040CH				SE	G12				√	_	_	_	_
SEG13	F040DH				SE	G13				√	_	_	_	_
SEG14	F040EH				SE	G14				\checkmark	_	_	_	-
SEG15	F040FH				SE	G15				√	√	_	_	_
SEG16	F0410H		SEG16						\checkmark	√	√	_	-	
SEG17	F0411H		SEG17						\checkmark	√	√	√	-	
SEG18	F0412H		SEG18						√	√	√	√	_	
SEG19	F0413H		SEG19					√	√	√	√	√		
SEG20	F0414H				SE	G20				√	√	√	√	√
SEG21	F0415H				SE	G21				√	√	√	√	√
SEG22	F0416H				SE	G22				√	_	_	_	_
SEG23	F0417H				SE	G23				√	√	_	_	_
SEG24	F0418H				SE	G24				\checkmark	√	√	_	-
SEG25	F0419H				SE	G25				√	√	√	_	_
SEG26	F041AH				SE	G26				√	√	√	√	_
SEG27	F041BH				SE	327				√	√	√	√	√
SEG28	F041CH				SE	G28				√	√	√	√	√
SEG29	F041DH				SE	G29				\checkmark	√	√	√	√
SEG30	F041EH				SE	G30				\checkmark	√	√	√	√
SEG31	F041FH				SE	G31				\checkmark	√	√	√	√
SEG32	F0420H				SE	G32				\checkmark	√	√	√	√
SEG33	F0421H				SE	333				√	√	√	√	-
SEG34	F0422H		SEG34							V	√	√	√	_
SEG35	F0423H		SEG35							√	√	√	_	_
SEG36	F0424H				SE	3 36				$\sqrt{}$	√	-	_	_
SEG37	F0425H				SE	3 37				√	_	_	_	_
SEG38	F0426H				SE	338				\checkmark	_	_	_	-

Note The COM4 to COM7 pins and SEG0 to SEG3 pins are used alternatively.

Remark √: Supported, -: Not supported

To use the LCD display data register when the number of time slices is static, two, three, or four, the lower four bits and higher four bits of each address of the LCD display data register become an A-pattern area and a B-pattern area, respectively.

The correspondences between A-pattern area data and COM signals are as follows: bit $0 \Leftrightarrow COM0$, bit $1 \Leftrightarrow COM1$, bit $2 \Leftrightarrow COM2$, and bit $3 \Leftrightarrow COM3$.

The correspondences between B-pattern area data and COM signals are as follows: bit $4 \Leftrightarrow COM0$, bit $5 \Leftrightarrow COM1$, bit $6 \Leftrightarrow COM2$, and bit $7 \Leftrightarrow COM3$.

A-pattern area data will be displayed on the LCD panel when BLON = LCDSEL = 0 has been selected, and B-pattern area data will be displayed on the LCD panel when BLON = 0 and LCDSEL = 1 have been selected.

14.5 Selection of LCD Display Register

With RL78/L12, to use the LCD display data registers when the number of time slices is static, two, three, or four, the LCD display data register can be selected from the following three types, according to the BLON and LCDSEL bit settings.

- Displaying an A-pattern area data (lower four bits of LCD display data register)
- Displaying a B-pattern area data (higher four bits of LCD display data register)
- Alternately displaying A-pattern and B-pattern area data (blinking display corresponding to the constant-period interrupt timing of the real-time clock (RTC))

Caution If the normal liquid crystal waveform is displayed when the number of time slices is eight, LCD display data registers (A-pattern, B-pattern, or blinking display) cannot be selected.

A-pattern area and B-pattern area are alternately displayed when blinking display (BLON = 1) is selected B-pattern area A-pattern area Address Bit 7 Bit 4 Bit 3 Bit 0 Bit 6 Bit 5 Bit 2 Bit 1 Register Name COM COM COM COM COM COM COM COM 3 2 0 3 2 0 1 SEG5 F0405H Set these bits to 1 for blinking displa SEG4 F0404H SEG3 F0403H SEG2 F0402H SEG1 F0401H SEG0 F0400H

Figure 14-15. Example of Setting LCD Display Registers When Pattern Is Changed

Set a complement to these bits for blinking display

14.5.1 A-pattern area and B-pattern area data display

When BLON = LCDSEL = 0, A-pattern area (lower four bits of the LCD display data register) data will be output as the LCD display register.

When BLON = 0, and LCDSEL = 1, B-pattern area (higher four bits of the LCD display data register) data will be output as the LCD display register.

See 14.4 LCD Display Data Registers about the display area.

14.5.2 Blinking display (Alternately displaying A-pattern and B-pattern area data)

When BLON = 1 has been set, A-pattern and B-pattern area data will be alternately displayed, according to the constant-period interrupt (INTRTC) timing of the real-time clock (RTC). See **CHAPTER 7 REAL-TIME CLOCK** about the setting of the RTC constant-period interrupt (INTRTC, 0.5 s setting only) timing.

For blinking display of the LCD, set inverted values to the B-pattern area bits corresponding to the A-pattern area bits. (Example: Set 1 to bit 0 of 00H, and set 0 to bit 4 of F0400H for blinking display.) When not setting blinking display of the LCD, set the same values. (Example: Set 1 to bit 2 of F0402H, and set 1 to bit 6 of F0402H for lighting display.)

See 14.4 LCD Display Data Registers about the display area.

Next, the timing operation of display switching is shown.

Figure 14-16. Switching Operation from A-Pattern Display to Blinking Display





Figure 14-17. Switching Operation from Blinking Display to A-Pattern Display



14.6 Setting the LCD Controller/Driver


Set the LCD controller/driver using the following procedure.

Caution To operate the LCD controller/driver, be sure to follow procedures (1) to (4). Unless these procedures are observed, the operation will not be guaranteed.

(1) External resistance division method during normal liquid crystal waveform display


Figure 14-18. External Resistance Division Method Setting Procedure

During Normal Liquid Crystal Waveform Display



(2) Internal voltage boosting method during normal liquid crystal waveform display


Figure 14-19. Internal Voltage Boosting Method Setting Procedure
During Normal Liquid Crystal Waveform Display



- Cautions 1. Wait until the setup time has elapsed even if not changing the setting of the VLCD register.
 - 2. For the specifications of the reference voltage setup time and voltage boosting wait time, see CHAPTER 30 or 31 ELECTRICAL SPECIFICATIONS.

(3) Capacitor split method during normal liquid crystal waveform display

Figure 14-20. Capacitor Split Method Setting Procedure During Normal Liquid Crystal Waveform Display




Caution For the specifications of the voltage boosting wait time, see CHAPTER 30 or 31 ELECTRICAL SPECIFICATIONS.

14.7 Operation Stop Procedure

To stop the operation of the LCD while it is displaying waveforms, follow the steps shown in the flowchart below. The LCD stops operating when the LCDON bit of LCDM1 register and SCOC bit of the LCDM1 register are set to "0".

Figure 14-21. Operation Stop Procedure

(a) During normal liquid crystal waveform (waveform A or B) display



Caution Stopping the voltage boost/capacitor split circuits is prohibited while the display is on (SCOC and LCDON bits of LCDM1 register = 00B). Otherwise, the operation will not be guaranteed. Be sure to turn off display (SCOC and LCDON bits of LCDM1 register = 00B) before stopping the voltage boost/capacitor split circuits (VLCON bit of LCDM1 register = 0).

14.8 Supplying LCD Drive Voltages VL1, VL2, VL3, and VL4


The power supply voltages for the LCD driver can be produced through external resistance division, internal voltage boosting, or capacitor split.

14.8.1 External resistance division method


Figure 14-22 shows examples of LCD drive voltage connection, corresponding to each bias method.

Figure 14-22. Examples of LCD Drive Power Connections (External Resistance Division Method)


(a) Static display mode




(b) 1/2 bias method



(c) 1/3 bias method



(d) 1/4 bias method



Notes 1. Connect VL1 and VL2 to GND or leave open.

2. VL3 can be used as port (P125).

Caution The reference resistance "R" value for external resistance division is 10 k Ω to 1 M Ω . In addition, to stabilize the voltage of the V_{L1} to V_{L4} pins, connect a capacitor between each of pins V_{L1} to V_{L4} and the GND pin as needed. The reference capacitance is about 0.47 μ F but it depends on the LCD panel used, the number of segment pins, the number of common pins, the frame frequency, and the operating environment. Thoroughly evaluate these values in accordance with your system and adjust and determine the capacitance.

14.8.2 Internal voltage boosting method

RL78/L12 contains an internal voltage boost circuit for generating LCD drive power supplies. The internal voltage boost circuit and external capacitors (0.47 μ F \pm 30%) are used to generate an LCD drive voltage. Only 1/3 bias mode or 1/4 bias mode can be set for the internal voltage boosting method.

The LCD drive voltage of the internal voltage boosting method can supply a constant voltage, regardless of changes in V_{DD} , because it is a power supply separate from the main unit.

In addition, a contrast can be adjusted by using the LCD boost level control register (VLCD).


	• • •	,
Bias Method	1/3 Bias Method	1/4 Bias Method
LCD Drive Voltage Pin		
V _{L4}	3 × V _{L1}	4 × V _{L1}
V _{L3}	_	3 × V _{L1}
V _{L2}	2 × V _{L1}	2 × V _{L1}
VL1	LCD reference voltage	LCD reference voltage


Table 14-11. LCD Drive Voltages (Internal Voltage Boosting Method)

Figure 14-23. Examples of LCD Drive Power Connections (Internal Voltage Boosting Method)

(a) 1/3 bias method

(b) 1/4 bias method





Remark Use a capacitor with as little leakage as possible. In addition, make C1 a nonpolar capacitor.

14.8.3 Capacitor split method

RL78/L12 contains an internal voltage reduction circuit for generating LCD drive power supplies. The internal voltage reduction circuit and external capacitors (0.47 μ F \pm 30%) are used to generate an LCD drive voltage. Only 1/3 bias mode can be set for the capacitor split method.


Different from the external resistance division method, there is always no current flowing with the capacitor split method, so current consumption can be reduced.

Bias Meth	nod 1/3 Bias Method
V _{L4}	V _{DD}
VL3	-
V _{L2}	2/3 × V _{L4}
V _{L1}	1/3 × V _{L4}

Table 14-12. LCD Drive Voltages (Capacitor Split Method)

Figure 14-24. Examples of LCD Drive Power Connections (Capacitor Split Method)

· 1/3 bias method



Note When switching to internal voltage boosting, connect the capacitor C4 as shown in figure 14-23 Examples of LCD Drive Power Connections (Internal Voltage Boosting Method).

Remark Use a capacitor with as little leakage as possible. In addition, make C1 a nonpolar capacitor.

14.9 Common and Segment Signals

14.9.1 Normal liquid crystal waveform

Each pixel of the LCD panel turns on when the potential difference between the corresponding common and segment signals becomes higher than a specific voltage (LCD drive voltage, V_{LCD}). The pixels turn off when the potential difference becomes lower than V_{LCD}.

Applying DC voltage to the common and segment signals of an LCD panel causes deterioration. To avoid this problem, this LCD panel is driven by AC voltage.

(1) Common signals

Each common signal is selected sequentially according to a specified number of time slices at the timing listed in Table 14-13. In the static display mode, the same signal is output to COM0 to COM3.

In the two-time-slice mode, leave the COM2 and COM3 pins open. In the three-time-slice mode, leave the COM3 pin open.

Use the COM4 to COM7 pins other than in the eight-time-slice mode as open or segment pins.

COM Signal COM0 COM₁ COM2 COM3 COM4 COM5 COM6 COM7 Number of Time Slices Static display mode Note Note Note Note Two-time-slice mode Open Open Note Note Note Note Three-time-slice mode Open Note Note Note Note Four-time-slice mode Note Note Note Note Eight-time-slice mode

Table 14-13. COM Signals

Note Use the pins as open or segment pins.

(2) Segment signals

The segment signals correspond to the LCD display data register (see 14.4 LCD Display Data Registers).

When the number of time slices is eight, bits 0 to 7 of each display data register are read in synchronization with COM0 to COM7, respectively. If a bit is 1, it is converted to the select voltage, and if it is 0, it is converted to the deselect voltage. The conversion results are output to the segment pins (SEG4 to SEG38).

When the number of time slices is number other than eight, bits 0 to 3 of each byte in A-pattern area are read in synchronization with COM0 to COM3, and bits 4 to 7 of each byte in B-pattern area are read in synchronization with COM0 to COM3, respectively. If a bit is 1, it is converted to the select voltage, and if it is 0, it is converted to the deselect voltage. The conversion results are output to the segment pins (SEG0 to SEG38).

Check, with the information given above, what combination of front-surface electrodes (corresponding to the segment signals) and rear-surface electrodes (corresponding to the common signals) forms display patterns in the LCD display data register, and write the bit data that corresponds to the desired display pattern on a one-to-one basis.

Remark The mounted segment output pins vary depending on the product.

• 32-pin products: SEG0, SEG4 to SEG6, SEG19 to SEG21, SEG27 to SEG32

• 44-pin products: SEG0 to SEG6, SEG17 to SEG21, SEG25 to SEG34

• 48-pin products: SEG0 to SEG7, SEG16 to SEG21, SEG24 to SEG35

• 52-pin products: SEG0 to SEG8, SEG15 to SEG21, SEG23 to SEG36

• 64-pin products: SEG0 to SEG38

(3) Output waveforms of common and segment signals

The voltages listed in Table 14-14 are output as common and segment signals.

When both common and segment signals are at the select voltage, a display on-voltage of $\pm V_{LCD}$ is obtained. The other combinations of the signals correspond to the display off-voltage.

Table 14-14. LCD Drive Voltage

(a) Static display mode

Segment Sign	Select Signal Level	Deselect Signal Level
Common Signal	Vss/VL4	VL4/Vss
VL4/VSS	-VLCD/+VLCD	0 V/0 V

(b) 1/2 bias method

	Segment Signal	Select Signal Level	Deselect Signal Level		
Common Signal		Vss/VL4	V _{L4} /Vss		
Select signal level	VL4/Vss	-VLCD/+VLCD	0 V/0 V		
Deselect signal level	VL2	$-\frac{1}{2}V_{LCD}/+\frac{1}{2}V_{LCD}$	$+\frac{1}{2}$ VLCD/ $-\frac{1}{2}$ VLCD		

(c) 1/3 bias method (waveform A or B)

	Segment Signal	Select Signal Level	Deselect Signal Level		
Common Signal		Vss/V _{L4}	VL2/VL1		
Select signal level	VL4/VSS	-VLCD/+VLCD	$-\frac{1}{3}$ VLCD/+ $\frac{1}{3}$ VLCD		
Deselect signal level	VL1/VL2	$-\frac{1}{3}$ VLCD/ $+\frac{1}{3}$ VLCD	$+\frac{1}{3}$ VLCD/ $-\frac{1}{3}$ VLCD		

(d) 1/4 bias method (waveform A or B)

	Segment Signal	Select Signal Level	Deselect Signal Level
Common Signal		Vss/V _{L4}	VL2
Select signal level	VL4/VSS	-VLCD/+VLCD	$-\frac{1}{2}V_{LCD}/+\frac{1}{2}V_{LCD}$
Deselect signal level	VL1/VL3	$-\frac{1}{4}V_{LCD}/+\frac{1}{4}V_{LCD}$	$+\frac{1}{4}$ VLCD/ $-\frac{1}{4}$ VLCD

Figure 14-25 shows the common signal waveforms, and Figure 14-26 shows the voltages and phases of the common and segment signals.

Figure 14-25. Common Signal Waveforms (1/2)

(a) Static display mode COMn (Static display) TF = T

T: One LCD clock period


TF: Frame frequency

T: One LCD clock period

Tr: Frame frequency

Figure 14-25. Common Signal Waveforms (2/2)

(c) 1/3 bias method



T: One LCD clock period


T_F: Frame frequency

< Example of calculation of LCD frame frequency (When four-time slot mode is used) >

LCD clock: $32768/2^8 = 256 \text{ Hz}$ (When setting to LCDC0 = 07H)

LCD frame frequency: 64 Hz

(d) 1/4 bias method



T: One LCD clock period

T_F: Frame frequency


< Example of calculation of LCD frame frequency (When eight-time slot mode is used) >

LCD clock: $32768/2^8 = 256 \text{ Hz}$ (When setting to LCDC0 = 07H)

LCD frame frequency: 32 Hz


Figure 14-26. Voltages and Phases of Common and Segment Signals (1/3)

(a) Static display mode (waveform A)



T: One LCD clock period


(b) 1/2 bias method (waveform A)



T: One LCD clock period


Figure 14-26. Voltages and Phases of Common and Segment Signals (2/3)

(c) 1/3 bias method (waveform A)



T: One LCD clock period


(d) 1/3 bias method (waveform B)



T: One LCD clock period


Figure 14-26. Voltages and Phases of Common and Segment Signals (3/3)

(e) 1/4 bias method (waveform A)



T: One LCD clock period

(f) 1/4 bias method (waveform B)



T: One LCD clock period

14.10 Display Modes

14.10.1 Static display example

Figure 14-28 shows how the three-digit LCD panel having the display pattern shown in Figure 14-27 is connected to the segment signals (SEG0 to SEG23) and the common signal (COM0). This example displays data "12.3" in the LCD panel. The contents of the display data register (F0400H to F0417H) correspond to this display.

The following description focuses on numeral "2." (2.) displayed in the second digit. To display "2." in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG8 to SEG15 pins according to Table 14-15 at the timing of the common signal COM0; see **Figure 14-27** for the relationship between the segment signals and LCD segments.

SEG8 SEG9 SEG10 SEG11 SEG12 SEG13 SEG14 SEG15 Segment Common COM₀ Select Deselect Select Select Deselect Select Select Select


Table 14-15. Select and Deselect Voltages (COM0)

According to Table 14-15, it is determined that the bit-0 pattern of the display data register locations (F0408H to F040FH) must be 10110111.

Figure 14-29 shows the LCD drive waveforms of SEG11 and SEG12, and COM0. When the select voltage is applied to SEG11 at the timing of COM0, an alternate rectangle waveform, +VLcD/-VLcD, is generated to turn on the corresponding LCD segment.

COM1 to COM3 are supplied with the same waveform as for COM0. So, COM0 to COM3 may be connected together to increase the driving capacity.

Figure 14-27. Static LCD Display Pattern and Electrode Connections



Remark 30-pin products: n = 0

44-pin products: n = 0, 148-, 52-pin products: n = 0 to 2 64-pin products: n = 0 to 3




Figure 14-28. Example of Connecting Static LCD Panel

Remark x: Don't care.




Figure 14-29. Static LCD Drive Waveform Examples for SEG11, SEG12, and COM0

14.10.2 Two-time-slice display example

Figure 14-31 shows how the 6-digit LCD panel having the display pattern shown in Figure 14-30 is connected to the segment signals (SEG0 to SEG23) and the common signals (COM0 and COM1). This example displays data "12345.6" in the LCD panel. The contents of the display data register (F0400H to F0417H) correspond to this display.

The following description focuses on numeral "3" (\exists) displayed in the fourth digit. To display "3" in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG12 to SEG15 pins according to Table 14-16 at the timing of the common signals COM0 and COM1; see **Figure 14-30** for the relationship between the segment signals and LCD segments.


SEG15 Segment SEG12 SEG13 SEG14 Common COM0 Select Select Deselect Deselect COM₁ Deselect Select Select Select

Table 14-16. Select and Deselect Voltages (COM0 and COM1)

According to Table 14-16, it is determined that the display data register location (F040FH) that corresponds to SEG15 must contain xx10.

Figure 14-32 shows examples of LCD drive waveforms between the SEG15 signal and each common signal. When the select voltage is applied to SEG15 at the timing of COM1, an alternate rectangle waveform, +VLCD/-VLCD, is generated to turn on the corresponding LCD segment.

Figure 14-30. Two-Time-Slice LCD Display Pattern and Electrode Connections



Remark 30-pin products: n = 0 to 2

44-pin products: n = 0 to 4 48-pin products: n = 0 to 5 52-pin products: n = 0 to 6 64-pin products: n = 0 to 8

Timing strobe COM 3 Open COM 2 Open COM 1 COM 0 Bit 3 Bit 2 Bit 0 SEG 0 X | X | F | F F0400H SEG 1 1 SEG 2 2 SEG 3 3 SEG 4 4 SEG 5 5 SEG 6 6 SEG 7 7 Data memory address SEG 8 X | X | C | C 8 SEG 9 9 SEG 10 Α x | x | 0 | - LCD panel SEG 11 В × | × | 0 | 0 SEG 12 × 0 -С SEG 13 D SEG 14 Ε SEG 15 F SEG 16 $\times | \times | \circ | \circ$ F0410H SEG 17 1 SEG 18 2 **SEG 19** 3 SEG 20 × | × | 0 | -4 SEG 21 x x 0 0 5 SEG 22 6 SEG 23 7 $\times | \times | \circ | \circ$

Figure 14-31. Example of Connecting Two-Time-Slice LCD Panel

Remark x: Don't care.

1 frame -Internal signal LCD clock VL4 ----- V_{L2} = V_{L1} COM0 -- Vss VL4 $V_{L2} = V_{L1}$ COM₁ Vss SEG15 -----+VL2 = +VL1 - 0 COM0-SEG15 ---- -VL2 = -VL1 $-V_{L4}$ Extinguishes Lights Extinguishes Lights Extinguishes

Figure 14-32. Two-Time-Slice LCD Drive Waveform Examples Between SEG15 and Each Common Signals (1/2 Bias Method)

COM1-SEG15 -----

+VL4 -----+VL2 = +VL1

-VL2 = -VL1-VL4

----- 0

14.10.3 Three-time-slice display example

Figure 14-34 shows how the 8-digit LCD panel having the display pattern shown in Figure 14-33 is connected to the segment signals (SEG0 to SEG23) and the common signals (COM0 to COM2). This example displays data "123456.78" in the LCD panel. The contents of the display data register (addresses F0400H to F0417H) correspond to this display.

The following description focuses on numeral "6." (5.) displayed in the third digit. To display "6." in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG6 to SEG8 pins according to Table 14-17 at the timing of the common signals COM0 to COM2; see **Figure 14-33** for the relationship between the segment signals and LCD segments.


Segment SEG6 SEG7 SEG8 Common COM₀ Deselect Select Select COM₁ Select Select Select COM2 Select Select

Table 14-17. Select and Deselect Voltages (COM0 to COM2)

According to Table 14-17, it is determined that the display data register location (F0406H) that corresponds to SEG6 must contain x110.

Figures 14-35 and 14-36 show examples of LCD drive waveforms between the SEG6 signal and each common signal in the 1/2 and 1/3 bias methods, respectively. When the select voltage is applied to SEG6 at the timing of COM1 or COM2, an alternate rectangle waveform, +VLCD/-VLCD, is generated to turn on the corresponding LCD segment.

Figure 14-33. Three-Time-Slice LCD Display Pattern and Electrode Connections



Remark 30-pin products: n = 0 to 3

44-pin products: n = 0 to 6 48-pin products: n = 0 to 7 52-pin products: n = 0 to 9 64-pin products: n = 0 to 12





Figure 14-34. Example of Connecting Three-Time-Slice LCD Panel

Remark x: Don't care.

x': Can be used to store any data because there is no corresponding segment in the LCD panel.

Figure 14-35. Three-Time-Slice LCD Drive Waveform Examples Between SEG6 and Each Common Signals (1/2 Bias Method) Internal signal LCD clock V_{L4}



Internal signal LCD clock $\begin{matrix} V_{L2} \\ V_{L1} \end{matrix}$ V_{L4} V_{L2} COM1 VI 4 V_{L2} COM2 V_{L1} V_{L4} $V_{L2} \\$ SEG6 V_{L1} Extinguishes | $+V_{L4}$ +V12 +VL1 COM0-SEG6 0 -VI 1 $-V_{L2}$ COM1-SEG6 $+V_{L4}$ +V12 +VL1 COM1-SEG6 -VI 1 ----- -V_{L2} +VL2 +VL1 COM2-SEG6

Figure 14-36. Three-Time-Slice LCD Drive Waveform Examples Between SEG6 and Each Common Signals (1/3 Bias Method)

-V_{L1} -V_{L2}

14.10.4 Four-time-slice display example

Figure 14-38 shows how the 12-digit LCD panel having the display pattern shown in Figure 14-37 is connected to the segment signals (SEG0 to SEG23) and the common signals (COM0 to COM3). This example displays data "123456.789012" in the LCD panel. The contents of the display data register (addresses F0400H to F0417H) correspond to this display.

The following description focuses on numeral "6." (**5**.) displayed in the seventh digit. To display "6." in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG12 and SEG13 pins according to Table 14-18 at the timing of the common signals COM0 to COM3; see **Figure 14-37** for the relationship between the segment signals and LCD segments.


SEG12 SEG13 Segment Common COM₀ Select Select COM₁ Deselect Select COM2 Select Select СОМ3 Select Select

Table 14-18. Select and Deselect Voltages (COM0 to COM3)

According to Table 14-18, it is determined that the display data register location (F040CH) that corresponds to SEG12 must contain 1101.

Figure 14-39 shows examples of LCD drive waveforms between the SEG12 signal and each common signal. When the select voltage is applied to SEG12 at the timing of COM0, an alternate rectangle waveform, +VLCD/-VLCD, is generated to turn on the corresponding LCD segment.

Figure 14-37. Four-Time-Slice LCD Display Pattern and Electrode Connections



Remark 30-pin products: n = 0 to 5

44-pin products: n = 0 to 10 48-pin products: n = 0 to 12 52-pin products: n = 0 to 14 64-pin products: n = 0 to 18

сом з Timing strobe COM 2 COM 1 COM 0 Bit 3 Bit 1 Bit 0 SEG 0 F0400H 0 0 SEG 1 0 1 SEG 2 2 0 0 SEG 3 0000 3 SEG 4 0 | 1 4 0 SEG 5 5 SEG 6 6 0 SEG 7 7 0 SEG 8 8 0 SEG 9 Data memory address 9 SEG 10 0 1 Α SEG 11 0 0 В SEG 12 С 1 0 SEG 13 D **SEG 14** Е 0 **SEG 15** F 0 **SEG 16** F0410H 0 0 **SEG 17** _ 1 0 0 **SEG 18** 2 SEG 19 0 3 SEG 20 0 4 0 SEG 21 5 SEG 22 0 0 0 0 | 0 6 SEG 23 7

Figure 14-38. Example of Connecting Four-Time-Slice LCD Panel

LCD panel

Figure 14-39. Four-Time-Slice LCD Drive Waveform Examples Between SEG12 and Each Common Signals (1/3 Bias Method) (1/2)

(a) Waveform A





Figure 14-39. Four-Time-Slice LCD Drive Waveform Examples Between SEG12 and Each Common Signals (1/3 Bias Method) (2/2)

(b) Waveform B



14.10.5 Eight-time-slice display example

Figure 14-41 shows how the 15x8 dot LCD panel having the display pattern shown in Figure 14-40 is connected to the segment signals (SEG4 to SEG18) and the common signals (COM0 to COM7). This example displays data "123" in the LCD panel. The contents of the display data register (addresses F0404H to F0412H) correspond to this display.

The following description focuses on numeral "3." (\exists) displayed in the first digit. To display "3." in the LCD panel, it is necessary to apply the select or deselect voltage to the SEG4 to SEG8 pins according to Table 14-19 at the timing of the common signals COM0 to COM7; see **Figure 14-40** for the relationship between the segment signals and LCD segments.


Segment	SEG4	SEG5	SEG6	SEG7	SEG8
Common					
COM0	Select	Select	Select	Select	Select
COM1	Deselect	Select	Deselect	Deselect	Deselect
COM2	Deselect	Deselect	Select	Deselect	Deselect
COM3	Deselect	Select	Deselect	Deselect	Deselect
COM4	Select	Deselect	Deselect	Deselect	Deselect
COM5	Select	Deselect	Deselect	Deselect	Select
COM6	Deselect	Select	Select	Select	Deselect
COM7	Deselect	Deselect	Deselect	Deselect	Deselect

Table 14-19. Select and Deselect Voltages (COM0 to COM7)

According to Table 14-19, it is determined that the display data register location (F0404H) that corresponds to SEG4 must contain 00110001.

Figure 14-42 shows examples of LCD drive waveforms between the SEG4 signal and each common signal. When the select voltage is applied to SEG4 at the timing of COM0, a waveform is generated to turn on the corresponding LCD segment.

Figure 14-40. Eight-Time-Slice LCD Display Pattern and Electrode Connections



Remark 30-pin products: n = 4 to 8

44-pin products: n = 4 to 1748-pin products: n = 4 to 2152-pin products: n = 4 to 2564-pin products: n = 4 to 34




Figure 14-41. Example of Connecting Eight-Time-Slice LCD Panel

Figure 14-42. Eight-Time-Slice LCD Drive Waveform Examples Between SEG4 and Each Common Signals (1/4 Bias Method) (1/2)

(a) Waveform A





Figure 14-42. Eight-Time-Slice LCD Drive Waveform Examples Between SEG4 and Each Common Signals (1/4 Bias Method) (2/2)

(b) Waveform B



CHAPTER 15 MULTIPLIER AND DIVIDER/MULTIPLY-ACCUMULATOR

15.1 Functions of Multiplier and Divider/Multiply-Accumulator

The multiplier and divider/multiply-accumulator has the following functions.

- 16 bits × 16 bits = 32 bits (Unsigned)
- 16 bits × 16 bits = 32 bits (Signed)
- 16 bits \times 16 bits + 32 bits = 32 bits (Unsigned)
- 16 bits × 16 bits + 32 bits = 32 bits (Signed)
- 32 bits ÷ 32 bits = 32 bits, 32-bits remainder (Unsigned)

15.2 Configuration of Multiplier and Divider/Multiply-Accumulator

The multiplier and divider/multiply-accumulator consists of the following hardware.

Table 15-1. Configuration of Multiplier and Divider/Multiply-Accumulator

Item	Configuration
Registers	Multiplication/division data register A (L) (MDAL) Multiplication/division data register A (H) (MDAH) Multiplication/division data register B (L) (MDBL) Multiplication/division data register B (H) (MDBH) Multiplication/division data register C (L) (MDCL) Multiplication/division data register C (H) (MDCH)
Control register	Multiplication/division control register (MDUC)

Figure 15-1 shows a block diagram of the multiplier and divider/multiply-accumulator.




Figure 15-1. Block Diagram of Multiplier and Divider/Multiply-Accumulator

Remark fclk: CPU/peripheral hardware clock frequency


15.2.1 Multiplication/division data register A (MDAH, MDAL)

The MDAH and MDAL registers set the values that are used for a multiplication or division operation and store the operation result. They set the multiplier and multiplicand data in the multiplication mode or multiply-accumulator mode, and set the dividend data in the division mode. Furthermore, the operation result (quotient) is stored in the MDAH and MDAL registers in the division mode.

The MDAH and MDAL registers can be set by a 16-bit manipulation instruction.

Reset signal generation clears these registers to 0000H.

Figure 15-2. Format of Multiplication/Division Data Register A (MDAH, MDAL)



- Cautions 1. Do not rewrite the MDAH and MDAL registers values during division operation processing (when the multiplication/division control register (MDUC) value is 81H or C1H). The operation will be executed in this case, but the operation result will be an undefined value.
 - The MDAH and MDAL registers values read during division operation processing (when the MDUC register value is 81H or C1H) will not be guaranteed.
 - 3. The data is in the two's complement format in either the multiplication mode (signed) or multiply-accumulator mode (signed).

The following table shows the functions of the MDAH and MDAL registers during operation execution.

Table 15-2. Functions of MDAH and MDAL Registers During Operation Execution

Operation Mode	Setting	Operation Result
Multiplication mode (unsigned) Multiply-accumulator mode (unsigned)	MDAH: Multiplier (unsigned) MDAL: Multiplicand (unsigned)	_
Multiplication mode (signed) Multiply-accumulator mode (signed)	MDAH: Multiplier (signed) MDAL: Multiplicand (signed)	_
Division mode (unsigned)	MDAH: Dividend (unsigned) (higher 16 bits)	MDAH: Division result (quotient) (unsigned) Higher 16 bits
	MDAL: Dividend (unsigned) (lower 16 bits)	MDAL: Division result (quotient) (unsigned) Lower 16 bits


15.2.2 Multiplication/division data register B (MDBL, MDBH)

The MDBH and MDBL registers set the values that are used for multiplication or division operation and store the operation result. They store the operation result (product) in the multiplication mode and multiply-accumulator mode, and set the divisor data in the division mode.

The MDBH and MDBL registers can be set by a 16-bit manipulation instruction.

Reset signal generation clears these registers to 0000H.

Figure 15-3. Format of Multiplication/Division Data Register B (MDBH, MDBL)



- Cautions 1. Do not rewrite the MDBH and MDBL registers values during division operation processing (when the multiplication/division control register (MDUC) value is 81H or C1H) or multiply-accumulation operation processing. The operation result will be an undefined value.
 - 2. Do not set the MDBH and MDBL registers to 0000H in the division mode. If they are set, the operation result will be an undefined value.
 - 3. The data is in the two's complement format in either the multiplication mode (signed) or multiply-accumulator mode (signed).

The following table shows the functions of the MDBH and MDBL registers during operation execution.

Table 15-3. Functions of MDBH and MDBL Registers During Operation Execution

Operation Mode	Setting	Operation Result
Multiplication mode (unsigned) Multiply-accumulator mode (unsigned)	_	MDBH: Multiplication result (product) (unsigned) Higher 16 bits MDBL: Multiplication result (product) (unsigned) Lower 16 bits
Multiplication mode (signed) Multiply-accumulator mode (signed)	_	MDBH: Multiplication result (product) (signed) Higher 16 bits MDBL: Multiplication result (product) (signed) Lower 16 bits
Division mode (unsigned)	MDBH: Divisor (unsigned) (higher 16 bits) MDBL: Divisor (unsigned) (lower 16 bits)	_

F00E0H

Symbol

15.2.3 Multiplication/division data register C (MDCL, MDCH)

The MDCH and MDCL registers are used to store the accumulated result while in the multiply-accumulator mode or the remainder of the operation result while in the division mode. These registers are not used while in the multiplication mode.


The MDCH and MDCL registers can be set by a 16-bit manipulation instruction.

F00E1H

Reset signal generation clears these registers to 0000H.

Address: F00E0H, F00E1H, F00E2H, F00E3H After reset: 0000H, 0000H R/W Symbol F00E3H F00E2H MDCH 15 14 13 12 10 9 8 6 5 4 2 0 11 3

Figure 15-4. Format of Multiplication/Division Data Register C (MDCH, MDCL)



- multiplication/division control register (MDUC) value is 81H or C1H) will not be guaranteed.
 - During multiply-accumulator processing, do not use software to rewrite the values of the MDCH and MDCL registers. If this is done, the operation result will be undefined.
 - 3. The data is in the two's complement format in the multiply-accumulator mode (signed).

Operation Mode	Setting	Operation Result
Multiplication mode (unsigned or signed)	-	-
Multiply-accumulator mode (unsigned)	MDCH: Initial accumulated value (unsigned) (higher 16 bits) MDCL: Initial accumulated value (unsigned) (lower 16 bits)	MDCH: Accumulated value (unsigned) (higher 16 bits) MDCL: Accumulated value (unsigned) (lower 16 bits)
Multiply-accumulator mode (signed)	MDCH: Initial accumulated value (signed) (higher 16 bits) MDCL: Initial accumulated value (signed) (lower 16 bits)	MDCH: Accumulated value (signed) (higher 16 bits) MDCL: Accumulated value (signed) (lower 16 bits)
Division mode (unsigned)	_	MDCH: Remainder (unsigned)

Table 15-4. Functions of MDCH and MDCL Registers During Operation Execution

The register configuration differs between when multiplication is executed and when division is executed, as follows.

· Register configuration during multiplication

· Register configuration during multiply-accumulation

<Multiplier A> <Multiplier B> < accumulated value > < accumulated result > MDAL (bits 15 to 0) \times MDAH (bits 15 to 0) + MDC (bits 31 to 0) = [MDCH (bits 15 to 0), MDCL (bits 15 to 0)] (The multiplication result is stored in the MDBH (bits 15 to 0) and MDBL (bits 15 to 0).)

· Register configuration during division

15.3 Register Controlling Multiplier and Divider/Multiply-Accumulator

The multiplier and divider/multiply-accumulator is controlled by using the multiplication/division control register (MDUC).

15.3.1 Multiplication/division control register (MDUC)

The MDUC register is an 8-bit register that controls the operation of the multiplier and divider/multiply-accumulator.

The MDUC register can be set by a 1-bit or 8-bit memory manipulation instruction. Note that the overflow flag (MACOF) and sign flag (MACSF) of the multiply-accumulation result (accumulated) are read-only flags.

Reset signal generation clears this register to 00H.

Figure 15-5. Format of Multiplication/Division Control Register (MDUC)

Address: F	00E8H Afte	er reset: 00H	R/W ^{Note 1}					
Symbol	<7>	<6>	5	4	<3>	<2>	<1>	<0>
MDUC	DIVMODE	MACMODE	0	0	MDSM	MACOF	MACSF	DIVST

DIVMODE	MACMODE	MDSM	Operation mode selection
0	0	0	Multiplication mode (unsigned) (default)
0	0	1	Multiplication mode (signed)
0	1	0	Multiply-accumulator mode (unsigned)
0	1	1	Multiply-accumulator mode (signed)
1	0	0	Division mode (unsigned), generation of a division completion interrupt (INTMD)
1	1	0	Division mode (unsigned), not generation of a division completion interrupt (INTMD)
0	Other than above		Setting is prohibited

MACOF	Overflow flag of multiply-accumulation result (accumulated value)
0	No overflow
1	With over flow

<Set condition>

• For the multiply-accumulator mode (unsigned)

The bit is set when the accumulated value goes outside the range from 00000000h to FFFFFFFh.

• For the multiply-accumulator mode (signed)

The bit is set when the result of adding a positive product to a positive accumulated value exceeds 7FFFFFFh and is negative, or when the result of adding a negative product to a negative accumulated value exceeds 80000000h and is positive.

MACSF	Sign flag of multiply-accumulation result (accumulated value)			
0	The accumulated value is positive.			
1	The accumulated value is negative.			
Multiply-accumulator mode (unsigned): The bit is always 0. Multiply-accumulator mode (signed): The bit indicates the sign bit of the accumulated value.				

DIVSTNote 2	Division operation start/stop			
0	Division operation processing complete			
1	Starts division operation/division operation processing in progress			

(Notes and Cautions are listed on the next page.)



- Notes 1. Bits 1 and 2 are read-only bits.
 - 2. The DIVST bit can only be set (1) in the division mode. In the division mode, division operation is started by setting (1) the DIVST bit. The DIVST bit is automatically cleared (0) when the operation ends. In the multiplication mode, operation is automatically started by setting the multiplier and multiplicand to multiplication/division data register A (MDAH, MDAL), respectively.
- Cautions 1. Do not rewrite the DIVMODE, MDSM bits during operation processing (while the DIVST bit is 1). If it is rewritten, the operation result will be an undefined value.
 - 2. The DIVST bit cannot be cleared (0) by using software during division operation processing (while the DIVST bit is 1).

15.4 Operations of Multiplier and Divider/Multiply-Accumulator

15.4.1 Multiplication (unsigned) operation

- · Initial setting
 - <1> Set the multiplication/division control register (MDUC) to 00H.
 - <2> Set the multiplicand to multiplication/division data register A (L) (MDAL).
 - <3> Set the multiplier to multiplication/division data register A (H) (MDAH).
 (There is no preference in the order of executing steps <2> and <3>. Multiplication operation is automatically started when the multiplier and multiplicand are set to the MDAH and MDAL registers, respectively.)
- · During operation processing
 - <4> Wait for at least one clock. The operation will end when one clock has been issued.
- · Operation end
 - <5> Read the product (lower 16 bits) from multiplication/division data register B (L) (MDBL).
 - <6> Read the product (higher 16 bits) from multiplication/division data register B (H) (MDBH). (There is no preference in the order of executing steps <5> and <6>.)
- · Next operation
 - <7> The next time multiplication, division, or multiply-accumulation is performed, start with the initial settings of each step.

Remark Steps <1> to <7> correspond to <1> to <7> in Figure 15-6.

Operation clock MDUC 00H **MDSM** MDAL 0000H 0002H **FFFFH** 0000H 0003H **MDAH FFFFH MDBH** 0000H 0000H 0002F **FFFEH** 0000H FFFDH **MDBL** 0006H 0001H <4>

<2>

<3>

<5>, <6>

<7>

Figure 15-6. Timing Diagram of Multiplication (Unsigned) Operation ($2 \times 3 = 6$)


15.4.2 Multiplication (signed) operation

- · Initial setting
 - <1> Set the multiplication/division control register (MDUC) to 08H.
 - <2> Set the multiplicand to multiplication/division data register A (L) (MDAL).
 - <3> Set the multiplier to multiplication/division data register A (H) (MDAH).
 (There is no preference in the order of executing steps <2> and <3>. Multiplication operation is automatically started when the multiplier and multiplicand are set to the MDAH and MDAL registers, respectively.)
- · During operation processing
 - <4> Wait for at least one clock. The operation will end when one clock has been issued.
- · Operation end
 - <5> Read the product (lower 16 bits) from multiplication/division data register B (L) (MDBL).
 - <6> Read the product (higher 16 bits) from multiplication/division data register B (H) (MDBH). (There is no preference in the order of executing steps <5> and <6>.)
- Next operation
 - <7> The next time multiplication, division, or multiply-accumulation is performed, start with the initial settings of each step.

Caution The data is in the two's complement format in multiplication mode (signed).

Remark Steps <1> to <7> correspond to <1> to <7> in Figure 15-7.

Figure 15-7. Timing Diagram of Multiplication (Signed) Operation ($-2 \times 32767 = -65534$)



15.4.3 Multiply-accumulation (unsigned) operation

- · Initial setting
 - <1> Set the multiplication/division control register (MDUC) to 40H.
 - <2> Set the initial accumulated value of higher 16 bits to multiplication/division data register C (L) (MDCL).
 - <3> Set the initial accumulated value of lower 16 bits to multiplication/division data register C (H) (MDCH).
 - <4> Set the multiplicand to multiplication/division data register A (L) (MDAL).
 - <5> Set the multiplier to multiplication/division data register A (H) (MDAH).
 (There is no preference in the order of executing steps <2>, <3>, and <4>. Multiplication operation is automatically started when the multiplier is set to the MDAH register, respectively.)
- · During operation processing
 - <6> The multiplication operation finishes in one clock cycle. (The multiplication result is stored in multiplication/division data register B (L) (MDBL) and multiplication/division data register B (H) (MDBH).)
 - <7> After <6>, the multiply-accumulation operation finishes in one additional clock cycle. (There is a wait of at least two clock cycles after specifying the initial settings is finished (<5>).)
- · Operation end
 - <8> Read the accumulated value (lower 16 bits) from the MDCL register.
 - <9> Read the accumulated value (higher 16 bits) from the MDCH register. (There is no preference in the order of executing steps <8> and <9>.)
 - (<10> If the result of the multiply-accumulation operation causes an overflow, the MACOF bit is set to 1, INTMD signal is occurred.)
- · Next operation
 - <11> The next time multiplication, division, or multiply-accumulation is performed, start with the initial settings of each step.

Remark Steps <1> to <10> correspond to <1> to <10> in Figure 15-8.




Figure 15-8. Timing Diagram of Multiply-Accumulation (Unsigned) Operation $(2 \times 3 + 3 = 9 \rightarrow 32767 \times 2 + 4294901762 = 0 \text{ (over flow generated))}$

15.4.4 Multiply-accumulation (signed) operation

- · Initial setting
 - <1> Set the multiplication/division control register (MDUC) to 48H.
 - <2> Set the initial accumulated value of higher 16 bits to multiplication/division data register C (H) (MDCH).
 (<3> If the accumulated value in the MDCH register is negative, the MACSF bit is set to 1.)
 - <4> Set the initial accumulated value of lower 16 bits to multiplication/division data register C (L) (MDCL).
 - <5> Set the multiplicand to multiplication/division data register A (L) (MDAL).
 - <6> Set the multiplier to multiplication/division data register A (H) (MDAH).
 (There is no preference in the order of executing steps <2>, <4>, and <5>. Multiplication operation is automatically started when the multiplier is set to the MDAH register, respectively.)
- · During operation processing
 - <7> The multiplication operation finishes in one clock cycle. (The multiplication result is stored in multiplication/division data register B (L) (MDBL) and multiplication/division data register B (H) (MDBH).)
 - <8> After <7>, the multiply-accumulation operation finishes in one additional clock cycle. (There is a wait of at least two clock cycles after specifying the initial settings is finished (<6>).)
- · Operation end
 - <9> If the accumulated value stored in the MDCL and MDCH registers is positive, the MACSF bit is cleared to 0.
 - <10> Read the accumulated value (lower 16 bits) from the MDCL register.
 - <11> Read the accumulated value (higher 16 bits) from the MDCH register.

 (There is no preference in the order of executing steps <10> and <11>.)
 - (<12> If the result of the multiply-accumulation operation causes an overflow, the MACOF bit is set to 1, INTMD signal is occurred.)
- · Next operation
 - <13> Start with the initial settings of each step to change the operation mode. When the same operation mode is used sequentially, settings <1> to <5> can be omitted.

Caution The data is in the two's complement format in multiply-accumulation (signed) operation.

Remark Steps <1> to <12> correspond to <1> to <12> in Figure 15-9.







Figure 15-9. Timing Diagram of Multiply-Accumulation (signed) Operation $(2 \times 3 + (-4) = 2 \rightarrow 32767 \times (-1) + (-2147483647) = -2147450882$ (overflow occurs.))

15.4.5 Division operation

- · Initial setting
 - <1> Set the multiplication/division control register (MDUC) to 80H.
 - <2> Set the dividend (higher 16 bits) to multiplication/division data register A (H) (MDAH).
 - <3> Set the dividend (lower 16 bits) to multiplication/division data register A (L) (MDAL).
 - <4> Set the divisor (higher 16 bits) to multiplication/division data register B (H) (MDBH).
 - <5> Set the divisor (lower 16 bits) to multiplication/division data register B (L) (MDBL).
 - <6> Set bit 0 (DIVST) of the MDUC register to 1. (There is no preference in the order of executing steps <2> to <5>.)
- · During operation processing
 - <7> The operation will end when one of the following processing is completed.
 - A wait of at least 16 clocks (The operation will end when 16 clocks have been issued.)
 - · A check whether the DIVST bit has been cleared (The read values of the MDBL, MDBH, MDCL, and MDCH registers during operation processing are not guaranteed.)
- · Operation end
 - <8> The DIVST bit is cleared and the operation ends. At this time, an interrupt request signal (INTMD) is generated if the operation was performed with MACMODE = 0.
 - <9> Read the quotient (lower 16 bits) from the MDAL register.
 - <10> Read the quotient (higher 16 bits) from the MDAH register.
 - <11> Read the remainder (lower 16 bits) from multiplication/division data register C (L) (MDCL).
 - <12> Read the remainder (higher 16 bits) from multiplication/division data register C (H) (MDCH). (There is no preference in the order of executing steps <9> to <12>.)
- · Next operation
 - <13> Start with the initial settings of each step to change the operation mode. When the same operation mode is used sequentially, settings <1> to <5> can be omitted.

Remark Steps <1> to <12> correspond to <1> to <12> in Figure 15-10.



CHAPTER 16 DMA CONTROLLER

The RL78/L12 has an internal DMA (Direct Memory Access) controller.

Data can be automatically transferred between the peripheral hardware supporting DMA, SFRs, and internal RAM without via CPU.

As a result, the normal internal operation of the CPU and data transfer can be executed in parallel with transfer between the SFR and internal RAM, and therefore, a large capacity of data can be processed. In addition, real-time control using communication, timer, and A/D can also be realized.

16.1 Functions of DMA Controller

- O Number of DMA channels: 2 channels
- O Transfer unit: 8 or 16 bits
- O Maximum transfer unit: 1024 times
- O Transfer type: 2-cycle transfer (One transfer is processed in 2 clocks and the CPU stops during that processing.)
- O Transfer mode: Single-transfer mode
- O Transfer request: Selectable from the following peripheral hardware interrupts
 - A/D converter
 - Serial interface (CSI00, CSI01, UART0)
 - Timer (channel 0, 1, 2, 3)
- O Transfer target: Between SFR and internal RAM

Here are examples of functions using DMA.

- · Successive transfer of serial interface
- Consecutive capturing of A/D conversion results
- · Capturing port value at fixed interval

16.2 Configuration of DMA Controller

The DMA controller includes the following hardware.

Table 16-1. Configuration of DMA Controller

Item	Configuration
Address registers	DMA SFR address registers 0, 1 (DSA0, DSA1) DMA RAM address registers 0, 1 (DRA0, DRA1)
Count register	DMA byte count registers 0, 1 (DBC0, DBC1)
Control registers	DMA mode control registers 0, 1 (DMC0, DMC1) DMA operation control register 0, 1 (DRC0, DRC1)

16.2.1 DMA SFR address register n (DSAn)

This is an 8-bit register that is used to set an SFR address that is the transfer source or destination of DMA channel n. Set the lower 8 bits of the SFR addresses FFF00H to FFFFFH.

This register is not automatically incremented but fixed to a specific value.

In the 16-bit transfer mode, the least significant bit is ignored and is treated as an even address.

The DSAn register can be read or written in 8-bit units. However, it cannot be written during DMA transfer.

Reset signal generation clears this register to 00H.

Figure 16-1. Format of DMA SFR Address Register n (DSAn)

Address: FFFB0H (DSA0), FFFB1H (DSA1) After reset: 00H R/W

	7	6	5	4	3	2	1	0
DSAn								

16.2.2 DMA RAM address register n (DRAn)

This is a 16-bit register that is used to set a RAM address that is the transfer source or destination of DMA channel n.

Addresses of the internal RAM area other than the general-purpose registers can be set to this register.

Set the lower 16 bits of the RAM address.

This register is automatically incremented when DMA transfer has been started. It is incremented by +1 in the 8-bit transfer mode and by +2 in the 16-bit transfer mode. DMA transfer is started from the address set to this DRAn register. When the data of the last address has been transferred, the DRAn register stops with the value of the last address +1 in the 8-bit transfer mode, and the last address +2 in the 16-bit transfer mode.

In the 16-bit transfer mode, the least significant bit is ignored and is treated as an even address.

The DRAn register can be read or written in 8-bit or 16-bit units. However, it cannot be written during DMA transfer. Reset signal generation clears this register to 0000H.

Address: FFFB2H, FFFB3H (DRA0), FFFB4H, FFFB5H (DRA1)

DRA0H: FFFB3H

DRA1L: FFFB2H

DRA1L: FFFB4H

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

DRA0H

Figure 16-2. Format of DMA RAM Address Register n (DRAn)

Remark n: DMA channel number (n = 0, 1)

(n = 0, 1)


16.2.3 DMA byte count register n (DBCn)

This is a 10-bit register that is used to set the number of times DMA channel n executes transfer. Be sure to set the number of times of transfer to this DBCn register before executing DMA transfer (up to 1024 times).

Each time DMA transfer has been executed, this register is automatically decremented. By reading this DBCn register during DMA transfer, the remaining number of times of transfer can be learned.

The DBCn register can be read or written in 8-bit or 16-bit units. However, it cannot be written during DMA transfer. Reset signal generation clears this register to 0000H.

Figure 16-3. Format of DMA Byte Count Register n (DBCn)



DBCn[9:0]	Number of Times of Transfer (When DBCn is Written)	Remaining Number of Times of Transfer (When DBCn is Read)
000H	1024	Completion of transfer or waiting for 1024 times of DMA transfer
001H	1	Waiting for remaining one time of DMA transfer
002H	2	Waiting for remaining two times of DMA transfer
003H	3	Waiting for remaining three times of DMA transfer
•	•	•
•	•	•
•	•	•
3FEH	1022	Waiting for remaining 1022 times of DMA transfer
3FFH	1023	Waiting for remaining 1023 times of DMA transfer

Cautions 1. Be sure to clear bits 15 to 10 to "0".

If the general-purpose register is specified or the internal RAM space is exceeded as
a result of continuous transfer, the general-purpose register or SFR space are
written or read, resulting in loss of data in these spaces. Be sure to set the number
of times of transfer that is within the internal RAM space.

16.3 Registers Controlling DMA Controller

DMA controller is controlled by the following registers.

- DMA mode control register n (DMCn)
- DMA operation control register n (DRCn)

Remark n: DMA channel number (n = 0, 1)

16.3.1 DMA mode control register n (DMCn)

The DMCn register is a register that is used to set a transfer mode of DMA channel n. It is used to select a transfer direction, data size, setting of pending, and start source. Bit 7 (STGn) is a software trigger that starts DMA.

Rewriting bits 6, 5, and 3 to 0 of the DMCn register is prohibited during operation (when DSTn = 1).

The DMCn register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 16-4. Format of DMA Mode Control Register n (DMCn) (1/2)

Address: FFFBAH (DMC0), FFFBBH (DMC1) After reset: 00H R/W

Symbol DMCn

<7>	<6>	<5>	<4>	3	2	1	0
STGn	DRSn	DSn	DWAITn	IFCn3	IFCn2	IFCn1	IFCn0

STGn ^{Note 1}	DMA transfer start software trigger			
0	0 No trigger operation			
1	DMA transfer is started when DMA operation is enabled (DENn = 1).			
DMA transfer is performed once by writing 1 to the STGn bit when DMA operation is enabled (DENn = 1). When this bit is read, 0 is always read.				

DRSn	Selection of DMA transfer direction
0	SFR to internal RAM
1	Internal RAM to SFR

DSn	Specification of transfer data size for DMA transfer	
0	8 bits	
1	16 bits	

DWAITnNote 2	Pending of DMA transfer		
0	Executes DMA transfer upon DMA start request (not held pending).		
1	Holds DMA start request pending if any.		
DMA transfer that has been held pending can be started by clearing the value of the DWAITn bit to 0. It takes 2 clocks to actually hold DMA transfer pending when the value of the DWAITn bit is set to 1.			

Notes 1. The software trigger (STGn) can be used regardless of the IFCn0 to IFCn3 bits values.

2. When DMA transfer is held pending while using both DMA channels, be sure to hold the DMA transfer pending for both channels (by setting the DWAIT0 and DWAIT1 bits to 1).

Figure 16-4. Format of DMA Mode Control Register n (DMCn) (2/2)

Address: FFFBAH (DMC0), FFFBBH (DMC1) After reset: 00H R/W

Symbol <7> <6> <5> <4> 3 2 1 0 DMCn STGn DRSn DSn DWAITn IFCn3 IFCn2 IFCn1 IFCn0

(When n = 0 or 1)

(vvnei	1 n = 0	01 1)					
IFCn	IFCn	IFCn	IFCn	Selection of DMA start source ^{Note}			
3	2	1	0	Trigger signal	Trigger contents		
0	0	0	0	-	Disables DMA transfer by interrupt. (Only software trigger is enabled.)		
0	0	0	1	INTAD	A/D conversion end interrupt		
0	0	1	0	INTTM00	End of timer channel 0 count or capture end interrupt		
0	0	1	1	INTTM01	End of timer channel 1 count or capture end interrupt		
0	1	0	0	INTTM02	End of timer channel 2 count or capture end interrupt		
0	1	0	1	INTTM03	End of timer channel 3 count or capture end interrupt		
0	1	1	0	INTST0/INTCSI00	UART0 transmission transfer end/ CSI00 transfer end or buffer empty interrupt		
0	1	1	1	INTSR0/INTCSI01	UART0 reception transfer end interrupt/ CSI01 transfer end or buffer empty interrupt		
0	Other than above		e	Setting prohibited			

Note The software trigger (STGn) can be used regardless of the IFCn0 to IFCn3 bits values.

16.3.2 DMA operation control register n (DRCn)

The DRCn register is a register that is used to enable or disable transfer of DMA channel n.

Rewriting bit 7 (DENn) of this register is prohibited during operation (when DSTn = 1).

The DRCn register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 16-5. Format of DMA Operation Control Register n (DRCn)

Address: FFFBCH (DRC0), FFFBDH (DRC1) After reset: 00H R/W

Symbol DRCn

<7>	6	5	4	3	2	1	<0>
DENn	0	0	0	0	0	0	DSTn

DENn	DMA operation enable flag	
0	Disables operation of DMA channel n (stops operating cock of DMA).	
1	Enables operation of DMA channel n.	
DMAC waits for a DMA trigger when DSTn = 1 after DMA operation is enabled (DENn = 1).		

DSTn	DMA transfer mode flag	
0	DMA transfer of DMA channel n is completed.	
1	DMA transfer of DMA channel n is not completed (still under execution).	

DMAC waits for a DMA trigger when DSTn = 1 after DMA operation is enabled (DENn = 1).

When a software trigger (STGn) or the start source trigger set by the IFCn3 to IFCn0 bits is input, DMA transfer is started.

When DMA transfer is completed after that, this bit is automatically cleared to 0.

Write 0 to this bit to forcibly terminate DMA transfer under execution.

Caution The DSTn flag is automatically cleared to 0 when a DMA transfer is completed.

Writing the DENn flag is enabled only when DSTn = 0. When a DMA transfer is terminated without waiting for generation of the interrupt (INTDMAn) of DMAn, therefore, set the DSTn bit to 0 and then the DENn bit to 0 (for details, refer to 16.5.5 Forced termination by software).

16.4 Operation of DMA Controller

16.4.1 Operation procedure

- <1> The DMA controller is enabled to operate when DENn = 1. Before writing the other registers, be sure to set the DENn bit to 1. Use 80H to write with an 8-bit manipulation instruction.
- <2> Set an SFR address, a RAM address, the number of times of transfer, and a transfer mode of DMA transfer to DMA SFR address register n (DSAn), DMA RAM address register n (DRAn), DMA byte count register n (DBCn), and DMA mode control register n (DMCn).
- <3> The DMA controller waits for a DMA trigger when DSTn = 1. Use 81H to write with an 8-bit manipulation
- <4> When a software trigger (STGn) or a start source trigger specified by the IFCn3 to IFCn0 bits is input, a DMA transfer is started.
- <5> Transfer is completed when the number of times of transfer set by the DBCn register reaches 0, and transfer is automatically terminated by occurrence of an interrupt (INTDMAn).
- <6> Stop the operation of the DMA controller by clearing the DENn bit to 0 when the DMA controller is not used.




Figure 16-6. Operation Procedure

16.4.2 Transfer mode

The following four modes can be selected for DMA transfer by using bits 6 and 5 (DRSn and DSn) of DMA mode control register n (DMCn).

DRSn	DSn	DMA Transfer Mode
0	0	Transfer from SFR of 1-byte data (fixed address) to RAM (address is incremented by +1)
0	1	Transfer from SFR of 2-byte data (fixed address) to RAM (address is incremented by +2)
1	0	Transfer from RAM of 1-byte data (address is incremented by +1) to SFR (fixed address)
1	1	Transfer from RAM of 2-byte data (address is incremented by +2) to SFR (fixed address)

By using these transfer modes, up to 1024 bytes of data can be consecutively transferred by using the serial interface, data resulting from A/D conversion can be consecutively transferred, and port data can be scanned at fixed time intervals by using a timer.

16.4.3 Termination of DMA transfer

When DBCn = 00H and DMA transfer is completed, the DSTn bit is automatically cleared to 0. An interrupt request (INTDMAn) is generated and transfer is terminated.

When the DSTn bit is cleared to 0 to forcibly terminate DMA transfer, DMA byte count register n (DBCn) and DMA RAM address register n (DRAn) hold the value when transfer is terminated.

The interrupt request (INTDMAn) is not generated if transfer is forcibly terminated.

16.5 Example of Setting of DMA Controller

16.5.1 Simplified SPI (CSI) consecutive transmission

A flowchart showing an example of setting for simplified SPI (CSI) consecutive transmission is shown below.

- Consecutive transmission of CSI00 (256 bytes)
- DMA channel 0 is used for DMA transfer.
- DMA start source: INTCSI00 (software trigger (STG0) only for the first start source)
- Interrupt of CSI00 is specified by IFC03 to IFC00 = 0110B.
- Transfers FFB00H to FFBFFH (256 bytes) of RAM to FFF10H of the data register (SIO00) of simplified SPI (CSI).

Remark IFC03 to IFC00: Bits 3 to 0 of DMA mode control registers 0 (DMC0)

Note Although the CSI function is generally called SPI, it is also called CSI in this product, so it is referred to as such in this manual.




Figure 16-7. Example of Setting for Simplified SPI (CSI) Consecutive Transmission

Note The DST0 flag is automatically cleared to 0 when a DMA transfer is completed.

Writing the DEN0 flag is enabled only when DST0 = 0. To terminate a DMA transfer without waiting for occurrence of the interrupt of DMA0 (INTDMA0), set the DST0 bit to 0 and then the DEN0 bit to 0 (for details, refer to **16.5.5 Forced termination by software**).

The fist trigger for consecutive transmission is not started by the interrupt of simplified SPI (CSI). In this example, it start by a software trigger.

Simplified SPI (CSI) transmission of the second time and onward is automatically executed.

A DMA interrupt (INTDMA0) occurs when the last transmit data has been written to the data register.

16.5.2 Consecutive capturing of A/D conversion results

A flowchart of an example of setting for consecutively capturing A/D conversion results is shown below.

- Consecutive capturing of A/D conversion results.
- DMA channel 1 is used for DMA transfer.
- DMA start source: INTAD
- Interrupt of A/D is specified by IFC13 to IFC10 = 0001B.
- Transfers FFF1EH and FFF1FH (2 bytes) of the 10-bit A/D conversion result register (ADCR) to 512 bytes of FFCE0H to FFEDFH of RAM.

Remark IFC13 to IFC10: Bits 3 to 0 of DMA mode control registers 1 (DMC1)




Figure 16-8. Example of Setting of Consecutively Capturing A/D Conversion Results

Note The DST1 flag is automatically cleared to 0 when a DMA transfer is completed.


Writing the DEN1 flag is enabled only when DST1 = 0. To terminate a DMA transfer without waiting for occurrence of the interrupt of DMA1 (INTDMA1), set the DST1 bit to 0 and then the DEN1 bit to 0 (for details, refer to **16.5.5 Forced termination by software**).

16.5.3 UART consecutive reception + ACK transmission

A flowchart illustrating an example of setting for UART consecutive reception + ACK transmission is shown below.

- Consecutively receives data from UART0 and outputs ACK to P10 on completion of reception.
- DMA channel 0 is used for DMA transfer.
- DMA start source: Software trigger (DMA transfer on occurrence of an interrupt is disabled.)
- Transfers FFF12H of UART receive data register 0 (RXD0) to 64 bytes of FFE00H to FFE3FH of RAM.

Figure 16-9. Example of Setting for UART Consecutive Reception + ACK Transmission



Note The DST0 flag is automatically cleared to 0 when a DMA transfer is completed.

Writing the DEN0 flag is enabled only when DST0 = 0. To terminate a DMA transfer without waiting for occurrence of the interrupt of DMA0 (INTDMA0), set the DST0 bit to 0 and then the DEN0 bit to 0 (for details, refer to 16.5.5 Forced termination by software).

Remark This is an example where a software trigger is used as a DMA start source.

If ACK is not transmitted and if only data is consecutively received from UART, the UART reception end interrupt (INTSR0) can be used to start DMA for data reception.


16.5.4 Holding DMA transfer pending by DWAITn bit

When DMA transfer is started, transfer is performed while an instruction is executed. At this time, the operation of the CPU is stopped and delayed for the duration of 2 clocks. If this poses a problem to the operation of the set system, a DMA transfer can be held pending by setting the DWAITn bit to 1. The DMA transfer for a transfer trigger that occurred while DMA transfer was held pending is executed after the pending status is canceled. However, because only one transfer trigger can be held pending for each channel, even if multiple transfer triggers occur for one channel during the pending status, only one DMA transfer is executed after the pending status is canceled.

To output a pulse with a width of 10 clocks of the operating frequency from the P10 pin, for example, the clock width increases to 12 if a DMA transfer is started midway. In this case, the DMA transfer can be held pending by setting the DWAITn bit to 1.

After setting the DWAITn bit to 1, it takes two clocks until a DMA transfer is held pending.

Figure 16-10. Example of Setting for Holding DMA Transfer Pending by DWAITn Bit



Caution When DMA transfer is held pending while using both DMA channels, be sure to held the DMA transfer pending for both channels (by setting DWAIT0 and DWAIT1 to 1). If the DMA transfer of one channel is executed while that of the other channel is held pending, DMA transfer might not be held pending for the latter channel.

Remarks 1. n: DMA channel number (n = 0, 1)

2. 1 clock: 1/fclk (fclk: CPU clock)

16.5.5 Forced termination by software

After the DSTn bit is set to 0 by software, it takes up to 2 clocks until a DMA transfer is actually stopped and the DSTn bit is set to 0. To forcibly terminate a DMA transfer by software without waiting for occurrence of the interrupt (INTDMAn) of DMAn, therefore, perform either of the following processes.


<When using one DMA channel>

- Set the DSTn bit to 0 (use DRCn = 80H to write with an 8-bit manipulation instruction) by software, confirm by polling that the DSTn bit has actually been cleared to 0, and then set the DENn bit to 0 (use DRCn = 00H to write with an 8-bit manipulation instruction).
- Set the DSTn bit to 0 (use DRCn = 80H to write with an 8-bit manipulation instruction) by software and then set the DENn bit to 0 (use DRCn = 00H to write with an 8-bit manipulation instruction) two or more clocks after.

<When using two or more DMA channels>

• To forcibly terminate DMA transfer by software when using both DMA channels (by setting DSTn to 0), clear the DSTn bit to 0 after the DMA transfer is held pending by setting the DWAIT0 and DWAIT1 bits of both channels to 1. Next, clear the DWAIT0 and DWAIT1 bits of both channels to 0 to cancel the pending status, and then clear the DENn bit to 0.

Figure 16-11. Forced Termination of DMA Transfer (1/2)




Remarks 1. n: DMA channel number (n = 0, 1)


2. 1 clock: 1/fclk (fclk: CPU clock)

Figure 16-11. Forced Termination of DMA Transfer (2/2)

Example 3

- Procedure for forcibly terminating the DMA transfer for one channel if both channels are used
- Procedure for forcibly terminating the DMA transfer for both channels if both channels are used





Caution In example 3, the system is not required to wait two clock cycles after the DWAITn bit is set to 1. In addition, the system does not have to wait two clock cycles after clearing the DSTn bit to 0, because more than two clock cycles elapse from when the DSTn bit is cleared to 0 to when the DENn bit is cleared to 0.

Remarks 1. n: DMA channel number (n = 0, 1)

2. 1 clock: 1/fclk (fclk: CPU clock)

16.6 Cautions on Using DMA Controller

(1) Priority of DMA

During DMA transfer, a request from the other DMA channel is held pending even if generated. The pending DMA transfer is started after the ongoing DMA transfer is completed. If two or more DMA requests are generated at the same time, however, their priority are DMA channel 0 > DMA channel 1.

If a DMA request and an interrupt request are generated at the same time, the DMA transfer takes precedence, and then interrupt servicing is executed.

(2) DMA response time

The response time of DMA transfer is as follows.

Table 16-2. Response Time of DMA Transfer

	Minimum Time	Maximum Time
Response time	3 clocks	10 clocks ^{Note}

Note The maximum time necessary to execute an instruction from internal RAM is 16 clock cycles.

Cautions 1. The above response time does not include the two clock cycles required for a DMA transfer.

- 2. When executing a DMA pending instruction (see 16.6 (4)), the maximum response time is extended by the execution time of that instruction to be held pending.
- 3. Do not specify successive transfer triggers for a channel within a period equal to the maximum response time plus one clock cycle, because they might be ignored.

Remark 1 clock: 1/fclk (fclk: CPU clock)

(3) Operation in standby mode

The DMA controller operates as follows in the standby mode.

Table 16-3. DMA Operation in Standby Mode

Status	DMA Operation
HALT mode	Normal operation
STOP mode	Stops operation. If DMA transfer and STOP instruction execution contend, DMA transfer may be damaged. Therefore, stop DMA before executing the STOP instruction.

(4) DMA pending instruction

Even if a DMA request is generated, DMA transfer is held pending immediately after the following instructions.


- CALL !addr16
 CALL \$!addr20
 CALL !!addr20
 CALL rp
 CALLT [addr5]
- BRK
- Bit manipulation instructions for registers IF0L, IF0H, IF1L, IF1H, IF2L, MK0L, MK0H, MK1L, MK1H, MK2L, PR00L, PR00H, PR01L, PR01H, PR02L, PR10H, PR10H, PR11L, PR11H, PR12L, and PSW each.
- · Instruction for accessing the data flash memory

(5) Operation if address in general-purpose register area or other than those of internal RAM area is specified

The address indicated by DMA RAM address register n (DRAn) is incremented during DMA transfer. If the address is incremented to an address in the general-purpose register area or exceeds the area of the internal RAM, the following operation is performed.

- In mode of transfer from SFR to RAM
 The data of that address is lost.
- In mode of transfer from RAM to SFR Undefined data is transferred to SFR.

In either case, malfunctioning may occur or damage may be done to the system. Therefore, make sure that the address is within the internal RAM area other than the general-purpose register area.



(6) Operation if instructions for accessing the data flash area

 Because DMA transfer is suspended to access to the data flash area, be sure to add the DMA pending instruction.

If the data flash area is accessed after an next instruction execution from start of DMA transfer, a 3-clock wait will be inserted to the next instruction.

Instruction 1 DMA transfer

Instruction 2 The wait of three clock cycles occurs.

MOV A, ! DataFlash area

CHAPTER 17 INTERRUPT FUNCTIONS

The interrupt function switches the program execution to other processing. When the branch processing is finished, the program returns to the interrupted processing.

The number of interrupt sources differs, depending on the product.

			44-pin	48-pin	52-pin	64-pin
Maskable	External	4	6	7	7	9
interrupts	Internal	23	23	23	23	23

17.1 Interrupt Function Types

The following two types of interrupt functions are used.

(1) Maskable interrupts

These interrupts undergo mask control. Maskable interrupts can be divided into four priority groups by setting the priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR10L, PR10H, PR11L, PR11H, PR12L). Multiple interrupt servicing can be applied to low-priority interrupts when high-priority interrupts are generated. If two or more interrupt requests, each having the same priority, are simultaneously generated, then they are processed according to the priority of vectored interrupt servicing. For the priority order, see **Table 17-1**.

A standby release signal is generated and STOP, HALT, and SNOOZE modes are released.

External interrupt requests and internal interrupt requests are provided as maskable interrupts.

(2) Software interrupt

This is a vectored interrupt generated by executing the BRK instruction. It is acknowledged even when interrupts are disabled. The software interrupt does not undergo interrupt priority control.

17.2 Interrupt Sources and Configuration

Interrupt sources include maskable interrupts and software interrupts. In addition, they also have up to seven reset sources (see **Table 17-1**). The vector codes that store the program start address when branching due to the generation of a reset or various interrupt requests are two bytes each, so interrupts jump to a 64 K address of 00000H to 0FFFFH.

Internal/ Interrupt Default Priority Note: Interrupt Source Vector **Basic Configuration** Type External Table Name Trigger Address Watchdog timer interval Note 3 Maskable INTWDTI Internal 00004H (A) $\sqrt{}$ $\sqrt{}$ (75% of overflow time +1/2f_IL) Voltage detection Note 4 INTLVI 00006H $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 1 $\sqrt{}$ 2 INTP0 H80000 $\sqrt{}$ V $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ Pin input edge detection External (B) INTP1 3 $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 0000AH $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 4 INTP2 0000CH 5 INTP3 0000EH $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 6 INTP4 00010H $\sqrt{}$ 7 INTP5 00012H $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 8 INTDMA0 End of DMA0 transfer Internal 00014H (A) $\sqrt{}$ $\sqrt{}$ V INTDMA1 9 End of DMA1 transfer 00016H $\sqrt{}$ 10 INTST0 UART0 transmission transfer end 00018H $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ or buffer empty interrupt $\sqrt{}$ INTCSI00 CSI00 transfer end or buffer $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ empty interrupt INTSR0 UART0 reception transfer end 0001AH $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 11 INTCSI01 CSI01 transfer end or buffer $\sqrt{}$ empty interrupt 12 INTSRE0 UART0 reception communication 0001CH $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ error occurrence $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ INTTM01H End of timer channel 01 count or $\sqrt{}$ capture (at higher 8-bit timer operation) INTTM00 End of timer channel 00 count or 00020H $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 13 capture $\sqrt{}$ 14 INTTM03H End of timer channel 03 count or 00024H $\sqrt{}$ V $\sqrt{}$

Table 17-1. Interrupt Source List (1/3)

Notes 1. The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 31 indicates the lowest priority.

- 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 17-1.
- 3. When bit 7 (WDTINT) of the option byte (000C0H) is set to 1.

capture (at higher 8-bit timer

operation)

4. When bit 7 (LVIMD) of the voltage detection level register (LVIS) is cleared to 0.

Remark √: Mounted

-: Not mounted

Internal/ Interrupt Default Priority Note: Interrupt Source Vector **Basic Configuration** Table Type External Name Trigger Address Maskable 15 INTIICA0 End of IICA0 communication Internal 00026H (A) $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ INTTM01 End of timer channel 01 count or $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 16 00028H capture End of timer channel 02 count or $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 17 INTTM02 0002AH capture End of timer channel 03 count or INTTM03 0002CH $\sqrt{}$ 18 capture **INTAD** 0002EH $\sqrt{}$ 19 End of A/D conversion 20 **INTRTC** Fixed-cycle signal of real-time 00030H $\sqrt{}$ $\sqrt{}$ clock/alarm match detection INTIT $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 21 Interval signal detection 00032H $\sqrt{}$ $\sqrt{}$ External 00034H $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 22 **INTKR** Key return signal detection (C) $\sqrt{}$ $\sqrt{}$ 23 INTTM04 End of timer channel 04 count or Internal 0003CH (A) $\sqrt{}$ $\sqrt{}$ capture INTTM05 End of timer channel 05 count or $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 0003EH 24 capture 25 INTTM06 End of timer channel 06 count or 00040H $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ capture INTTM07 End of timer channel 07 count or 00042H $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ 26 capture 27 INTP6 Pin input edge detection External 00046H (B) INTP7 00048H 28 **INTMD** End of division operation/ Internal 0004AH (A) $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ $\sqrt{}$ Overflow occur

Table 17-1. Interrupt Source List (2/3)

Notes 1. The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 31 indicates the lowest priority.

0004CH

 $\sqrt{}$

 $\sqrt{}$

 $\sqrt{}$

 $\sqrt{}$

- 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 17-1.
- 3. Be used at the flash self programming library or the data flash library.

End of sequencer interrupt Note 3

Remark √: Mounted

-: Not mounted

INTFL

Interrupt Type	Default Priority Note 1		Interrupt Source	Internal/ External	Vector Table Address	Basic Configuration Type Note 2	64-pin	52-pin	48-pin	44-pin	32-pin
Software	-	BRK	Execution of BRK instruction	-	0007EH	(D)	√	√	√	√	√
Reset	-	RESET	RESET pin input	-	00000H	-	√	\checkmark	\checkmark	\checkmark	√
		POR	Power-on-reset				\checkmark	\checkmark	\checkmark	\checkmark	$\sqrt{}$
		LVD	Voltage detectionNote 3				\checkmark	\checkmark	\checkmark	\checkmark	$\sqrt{}$
		WDT	Overflow of watchdog timer				\checkmark	\checkmark	\checkmark	\checkmark	√
		TRAP	Execution of illegal instructionNote 4				\checkmark	\checkmark	\checkmark	\checkmark	√
		IAW	AW Illegal-memory access				\checkmark	\checkmark	\checkmark	\checkmark	$\sqrt{}$
		RPE	RPE RAM parity error				√	√			\checkmark


Table 17-1. Interrupt Source List (3/3)

- **Notes 1.** The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 31 indicates the lowest priority.
 - 2. Basic configuration types (A) to (D) correspond to (A) to (D) in Figure 17-1.
 - 3. When bit 7 (LVIMD) of the voltage detection level register (LVIS) is set to 1.
 - 4. When the instruction code in FFH is executed.
 Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.


Remark √: Mounted

Figure 17-1. Basic Configuration of Interrupt Function (1/2)

(A) Internal maskable interrupt



(B) External maskable interrupt (INTPn)



IF: Interrupt request flag
IE: Interrupt enable flag
ISP0: In-service priority flag 0
ISP1: In-service priority flag 1
MK: Interrupt mask flag


PR0: Priority specification flag 0
PR1: Priority specification flag 1

Remark 32-pin: n = 0 to 2


44-pin: n = 0 to 448, 52-pin: n = 0 to 564-pin: n = 0 to 7

Figure 17-1. Basic Configuration of Interrupt Function (2/2)

(C) External maskable interrupt (INTKR)



(D) Software interrupt



IF: Interrupt request flag
IE: Interrupt enable flag
ISP0: In-service priority flag 0
ISP1: In-service priority flag 1
MK: Interrupt mask flag

PR0: Priority specification flag 0
PR1: Priority specification flag 1

Remark n = 0 to 3

17.3 Registers Controlling Interrupt Functions

The following 6 types of registers are used to control the interrupt functions.

- Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L)
- Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L)
- Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR10L, PR10H, PR11L, PR11H, PR12L)
- External interrupt rising edge enable register (EGP0)
- External interrupt falling edge enable register (EGN0)
- Program status word (PSW)

Table 17-2 shows a list of interrupt request flags, interrupt mask flags, and priority specification flags corresponding to interrupt request sources.

Table 17-2. Flags Corresponding to Interrupt Request Sources (1/3)

Interrupt Source	Interrupt Requ	iest Flag	Interrupt Ma	sk Flag	Priority Specification	Flag	64-pin	52-pin	48-pin	44-pin	32-pin
Source		Register		Register		Register	ח	ם	ם	ם	n
INTWDTI	WDTIIF	IF0L	WDTIMK	MK0L	WDTIPR0, WDTIPR1	PR00L,	V	V	V	V	\checkmark
INTLVI	LVIIF		LVIMK		LVIPR0, LVIPR1	PR10L	1	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
INTP0	PIF0		PMK0		PPR00, PPR10		1	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
INTP1	PIF1		PMK1		PPR01, PPR11		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	\checkmark
INTP2	PIF2		PMK2		PPR02, PPR12		1	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
INTP3	PIF3		PMK3		PPR03, PPR13		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	_
INTP4	PIF4		PMK4		PPR04, PPR14		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	_
INTP5	PIF5		PMK5		PPR05, PPR15		1	1	1	_	_

Remark

√: Mounted

-: Not mounted

Interrupt Source	Interrupt Requ	est Flag	Interrupt Mas	sk Flag	Priority Specification	Flag	64-pin	52-pin	48-pin	44-pin	32-pin
Source		Register		Register		Register	ח	ח	ם	ח	ח
INTDMA0	DMAIF0	IF0H	DMAMK0	MK0H	DMAPR00, DMAPR10	PR00H,	1	V	V	V	1
INTDMA1	DMAIF1		DMAMK1		DMAPR01, DMAPR11	PR10H	1	1	\checkmark	V	\checkmark
INTST0 ^{Note 1}	STIF0Note 1		STMK0 ^{Note 1}		STPR00, STPR10Note 1		1	V	\checkmark	$\sqrt{}$	√
INTCSI00Note 1	CSIIF00Note 1		CSIMK00 Note 1		CSIPR000, CSIPR100Note 1		1	V	\checkmark	$\sqrt{}$	√
INTSR0 ^{Note 2}	SRIF0 ^{Note 2}		SRMK0 ^{Note 2}		SRPR00, SRPR10Note 2		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	V
INTCSI01Note 2	CSIIF01Note 2		CSIMK01Note 2		CSIPR001, CSIPR101Note 2		$\sqrt{}$	$\sqrt{}$	√	$\sqrt{}$	V
INTSRE0 ^{Note 3}	SREIF0 Note 3		SREMK0 Note 3		SREPR00, SREPR10 Note 3		1	V	\checkmark	$\sqrt{}$	\checkmark
INTTM01H Note 3	TMIF01H Note 3		TMMK01H Note 3		TMPR001H, TMPR101H		1	V	1	√	V
INTTM00	TMIF00		TMMK00		TMPR000, TMPR100		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	\checkmark	V
INTTM03H	TMIF03H	IF1L	TMMK03H	MK1L	TMPR003H, TMPR103H	PR01L,	V	$\sqrt{}$	V	$\sqrt{}$	V
INTIICA0	IICAIF0		IICAMK0		IICAPR00, IICAPR10	PR11L	1	1	\checkmark	V	√
INTTM01	TMIF01		TMMK01		TMPR001, TMPR101		1	V	\checkmark	$\sqrt{}$	√
INTTM02	TMIF02		TMMK02		TMPR002, TMPR102		1	V	\checkmark	V	√
INTTM03	TMIF03		TMMK03		TMPR003, TMPR103		1	1	\checkmark	V	√
INTAD	ADIF		ADMK		ADPR0, ADPR1		1	$\sqrt{}$	1	V	1
INTRTC	RTCIF		RTCMK		RTCPR0, RTCPR1		V	$\sqrt{}$	V	V	1
INTIT	ITIF		ITMK		ITPR0, ITPR1		V	$\sqrt{}$	\checkmark	$\sqrt{}$	√

Table 17-2. Flags Corresponding to Interrupt Request Sources (2/3)

Notes 1. If one of the interrupt sources INTST0 and INTCSI00 is generated, bit 2 of the IF0H register is set to 1. Bit 2 of the MK0H, PR00H, and PR10H registers supports these two interrupt sources.

- 2. If one of the interrupt sources INTSR0 and INTCSI01 is generated, bit 3 of the IF0H register is set to 1. Bit 3 of the MK0H, PR00H, and PR10H registers supports these two interrupt sources.
- 3. Do not use a UART0 reception error interrupt and an interrupt of channel 1 of TAU0 (at higher 8-bit timer operation) at the same time because they share flags for the interrupt request sources. If the UART0 reception error interrupt is not used (EOC01 = 0), UART0 and channel 1 of TAU0 (at higher 8-bit timer operation) can be used at the same time. If one of the interrupt sources INTSRE0 and INTTM01H is generated, bit 7 of the IF0H register is set to 1. Bit 7 of the MK0H, PR00H, and PR10H registers supports these two interrupt sources.

Remark √: Mounted

Table 17-2. Flags Corresponding to Interrupt Request Sources (3/3)

Interrupt Source	Interrupt Requ	est Flag	Interrupt Mas	sk Flag	Priority Specification	Flag	64-pin	52-pin	48-pin	44-pin	32-pin
Source		Register		Register		Register	ם	ם	ם	ם	n
INTKR	KRIF	IF1H	KRMK	MK1H	KRPR0, KRPR1	PR01H,	V	V	V	V	V
INTTM04	TMIF04		TMMK04		TMPR004, TMPR104	PR11H	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	V	\checkmark
INTTM05	TMIF05		TMMK05		TMPR005, TMPR105		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	\checkmark
INTTM06	TMIF06		TMMK06		TMPR006, TMPR106		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	\checkmark
INTTM07	TMIF07		TMMK07		TMPR007, TMPR107		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	\checkmark
INTP6	PIF6	IF2L	PMK6	MK2L	PPR06, PPR16	PR02L,	$\sqrt{}$	_	_	_	_
INTP7	PIF7		PMK7		PPR07, PPR17	PR12L	$\sqrt{}$	_	_	_	_
INTMD	MDIF		MDMK		MDPR0, MDPR1		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	\checkmark
INTFL	FLIF		FLMK		FLPR0, FLPR1		V	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	\checkmark

Remark

 $\sqrt{:}$ Mounted

-: Not mounted

17.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L)

The interrupt request flags are set to 1 when the corresponding interrupt request is generated or an instruction is executed. They are cleared to 0 when an instruction is executed upon acknowledgment of an interrupt request or upon reset signal generation.

When an interrupt is acknowledged, the interrupt request flag is automatically cleared and then the interrupt routine is entered.

The IF0L, IF0H, IF1H, and IF2L registers can be set by a 1-bit or 8-bit memory manipulation instruction. When the IF0L and IF0H registers, the IF1L and IF1H registers are combined to form 16-bit registers IF0 and IF1, they can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 17-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L) (64-pin products)

Address: FFI	E0H After re	eset: 00H R/\	N					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0L	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	LVIIF	WDTIIF
Address: FFI	E1H After	reset: 00H	R/W					
Symbol	7	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0H	0	TMIF00	0	SREIF0	SRIF0	STIF0	DMAIF1	DMAIF0
				TMIF01H	CSIIF01	CSIIF00		
Address: FFI	E2H After	reset: 00H	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF1L	ITIF	RTCIF	ADIF	TMIF03	TMIF02	TMIF01	IICAIF0	TMIF03H
Address: FFI	FE3H After	reset: 00H	R/W					
Symbol								
,	<7>	<6>	<5>	<4>	3	2	1	<0>
IF1H	<7> TMIF07	<6> TMIF06	<5> TMIF05	<4> TMIF04	3	0	0	<0>
•			1		_		-	
•	TMIF07		1		_		-	
IF1H	TMIF07	TMIF06	TMIF05		_		-	
IF1H Address: FFI	TMIF07 FD0H After	TMIF06	TMIF05	TMIF04	0	0	0	KRIF
IF1H Address: FFI	TMIF07 FD0H After 7	TMIF06 reset: 00H	TMIF05 R/W 5	TMIF04	0 <3>	0 <2>	0 <1>	KRIF 0
IF1H Address: FFI	TMIF07 FD0H After 7	TMIF06 reset: 00H	TMIF05 R/W 5	TMIF04 <4> FLIF	0 <3>	0 <2> PIF7	0 <1>	KRIF 0
IF1H Address: FFI	TMIF07 FD0H After 7 0	TMIF06 reset: 00H 6 0	TMIF05 R/W 5 0	TMIF04 <4> FLIF	0 <3> MDIF	0 <2> PIF7	0 <1>	KRIF 0

(Cautions are listed on the next page)

- Cautions 1. The available registers and bits differ depending on the product. For details about the registers and bits available for each product, see Table 17-2. Be sure to set bits that are not available to the initial value.
 - 2. When manipulating a flag of the interrupt request flag register, use a 1-bit memory manipulation instruction (CLR1). When describing in C language, use a bit manipulation instruction such as "IF0L.0 = 0;" or "_asm("clr1 IF0L.0");" because the compiled assembler must be a 1-bit memory manipulation instruction (CLR1). If a program is described in C language using an 8-bit memory manipulation instruction such as "IF0L &= 0xfe;" and compiled, it becomes the assembler of three instructions.

mov a, IF0L and a, #0FEH mov IF0L, a

In this case, even if the request flag of the another bit of the same interrupt request flag register (IF0L) is set to 1 at the timing between "mov a, IF0L" and "mov IF0L, a", the flag is cleared to 0 at "mov IF0L, a". Therefore, care must be exercised when using an 8-bit memory manipulation instruction in C language.

17.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L)

The interrupt mask flags are used to enable/disable the corresponding maskable interrupt servicing.

The MK0L, MK0H, MK1L, MK1H, and MK2L registers can be set by a 1-bit or 8-bit memory manipulation instruction. When the MK0L and MK0H registers, and the MK1L and MK1H registers are combined to form 16-bit registers MK0 and MK1, they can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 17-3. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2L)(64-pin products)

Address: FFI	E4H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK0L	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	LVIMK	WDTIMK
Address: FFI	E5H After	reset: FFH	R/W					
Symbol	7	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK0H	1	TMMK00	1	SREMK0	SRMK0	STMK0	DMAMK1	DMAMK0
				TMMK01H	CSIMK01	CSIMK00		
Address: FFI	E6H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK1L	ITMK	RTCMK	ADMK	TMMK03	TMMK02	TMMK01	IICAMK0	TMMK03H
Address: FFI	FE7H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5<	<4>	3	2	1	<0>
MK1H	TMMK07	TMMK06	TMMK05	TMMK04	1	1	1	KRMK
Address: FFI	D4H After	reset: FFH	R/W					
Symbol	7	6	5	<4>	<3>	<2>	<1>	0
MK2L	1	1	1	FLMK	MDMK	PMK7	PMK6	1
	XXMKX			Interru	ıpt servicing c	ontrol		
	0	Interrupt ser	vicing enable	d				
	1	Interrupt ser	vicing disable	d				

Caution The above is the bit layout for the 64-pin products. The available bits differ depending on the product. For details about the bits available for each product, see Table 17-2. Be sure to set bits that are not available to the initial value.

17.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR10L, PR10H, PR11L, PR11H, PR12L)

The priority specification flag registers are used to set the corresponding maskable interrupt priority level.

A priority level is set by using the PR0xy and PR1xy registers in combination (xy = 0L, 0H, 1L, 1H, or 2L).

The PR00L, PR00H, PR01L, PR01H, PR02L, PR10L, PR10H, PR11L, PR11H, and PR12L registers can be set by a 1bit or 8-bit memory manipulation instruction. If the PR00L and PR00H registers, the PR01L and PR01H registers, the PR10L and PR10H registers, and the PR11L and PR11H registers are combined to form 16-bit registers PR00, PR01, PR10, and PR11, they can be set by a 16-bit memory manipulation instruction.

Reset signal generation sets these registers to FFH.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 17-4. Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR10L, PR10H, PR11L, PR11H, PR12L) (64-pin products) (1/2)

Address: FFF	E8H After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR00L	PPR05	PPR04	PPR03	PPR02	PPR01	PPR00	LVIPR0	WDTIPR0
•								
Address: FFF	ECH After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR10L	PPR15	PPR14	PPR13	PPR12	PPR11	PPR10	LVIPR1	WDTIPR1
Address: FFF	E9H After	reset: FFH	R/W					
Symbol	7	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR00H	1	TMPR000	1	SREPR00	SRPR00	STPR00	DMAPR01	DMAPR00
				TMPR001H	CSIPR001	CSIPR000		
Address: FFF	EDH After	reset: FFH	R/W					
Symbol	7	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR10H	1	TMPR100	1	SREPR10	SRPR10	STPR10	DMAPR11	DMAPR10
				TMPR101H	CSIPR101	CSIPR100		
Address: FFF	EAH After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR01L	ITPR0	RTCPR0	ADPR0	TMPR003	TMPR002	TMPR001	IICAPR00	TMPR003H
Address: FFF	EEH After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
	ITPR1	RTCPR1	ADPR1	TMPR103	TMPR102	TMPR101	IICAPR10	TMPR103H

Figure 17-4. Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR10L, PR10H, PR11L, PR11H, PR12L) (64-pin products) (2/2)

Address: FF	FEBH After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	3	2	1	<0>
PR01H	TMPR007	TMPR006	TMPR005	TMPR004	1	1	1	KRPR0
Address: FF	FEFH After	reset: FFH	R/W					
Symbol	<7>	<6>	<5>	<4>	3	2	1	<0>
PR11H	TMPR107	TMPR106	TMPR105	TMPR104	1	1	1	KRPR1
Address: FF	FD8H After	reset: FFH	R/W					
Symbol	7	6	5	<4>	<3>	<2>	<1>	0
PR02L	1	1	1	FLPR0	MDPR0	PPR07	PPR06	1
Address: FF	FDCH After	reset: FFH	R/W					
Symbol	7	6	5	<4>	<3>	<2>	<1>	0
PR12L	1	1	1	FLPR1	MDPR1	PPR17	PPR16	1
	XXPR1X	XXPR0X			Priority leve	el selection		
	0	0	Specify level	0 (high priorit	y level)			
	0	1	Specify level	1				
	1	0	Specify level	2				
	1	1	Specify level	3 (low priority	/ level)			

Caution The above is the bit layout for the 64-pin products. The available bits differ depending on the product. For details about the bits available for each product, see Table 17-2. Be sure to set bits that are not available to the initial value.

17.3.4 External interrupt rising edge enable register (EGP0), external interrupt falling edge enable register (EGN0)

These registers specify the valid edge for INTP0 to INTP7.

The EGP0 and EGN0 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 17-5. Format of External Interrupt Rising Edge Enable Register (EGP0) and External Interrupt Falling Edge Enable Register (EGN0) (64-pin products)

Address: FFF38H After reset: 00H R/W Symbol 6 5 3 2 0 7 4 1 EGP6 EGP4 EGP3 EGP2 EGP1 EGP0 EGP7 EGP5 EGP0 Address: FFF39H After reset: 00H R/W 7 6 5 2 0 Symbol 4 3 1 EGN0 EGN7 EGN6 EGN5 EGN4 EGN3 EGN2 EGN1 EGN0

EGPn	EGNn	INTPn pin valid edge selection (n = 0 to 7)
0	0	Edge detection disabled
0	1	Falling edge
1	0	Rising edge
1	1	Both rising and falling edges

Table 17-3 shows the ports corresponding to the EGPn and EGNn bits.

Table 17-3. Ports Corresponding to EGPn and EGNn bits

Detection	Enable Bit	Edge Detection Port	Interrupt Request Signal	64-pin	48, 52- pin	44-pin	32-pin
EGP0	EGN0	P137	INTP0	√	√	√	√
EGP1	EGN1	P15	INTP1	√	√	√	√
EGP2	EGN2	P16	INTP2	√	√	√	√
EGP3	EGN3	P31	INTP3	\checkmark	√	$\sqrt{}$	-
EGP4	EGN4	P32	INTP4	√	√	√	_
EGP5	EGN5	P50	INTP5	√	√	-	-
EGP6	EGN6	P52	INTP6	√	_	_	_
EGP7	EGN7	P43	INTP7	√	_	_	_

Caution Select the port mode by clearing the EGPn and EGNn bits to 0 because an edge may be detected when the external interrupt function is switched to the port function.

Remarks 1. n = 0 to 7

2. √: Mounted

-: Not mounted

17.3.5 Program status word (PSW)

The program status word is a register used to hold the instruction execution result and the current status for an interrupt request. The IE flag that sets maskable interrupt enable/disable and the ISP0 and ISP1 flags that controls multiple interrupt servicing are mapped to the PSW.

Besides 8-bit read/write, this register can carry out operations using bit manipulation instructions and dedicated instructions (EI and DI). When a vectored interrupt request is acknowledged, if the BRK instruction is executed, the contents of the PSW are automatically saved into a stack and the IE flag is reset to 0. Upon acknowledgment of a maskable interrupt request, if the value of the priority specification flag register of the acknowledged interrupt is not 00, its value minus 1 is transferred to the ISP0 and ISP1 flags. The PSW contents are also saved into the stack with the PUSH PSW instruction. They are restored from the stack with the RETI, RETB, and POP PSW instructions.

Reset signal generation sets PSW to 06H.




Figure 17-6. Configuration of Program Status Word

17.4 Interrupt Servicing Operations

17.4.1 Maskable interrupt request acknowledgment

A maskable interrupt request becomes acknowledgeable when the interrupt request flag is set to 1 and the mask (MK) flag corresponding to that interrupt request is cleared to 0. A vectored interrupt request is acknowledged if interrupts are in the interrupt enabled state (when the IE flag is set to 1). However, a low-priority interrupt request is not acknowledged during servicing of a higher priority interrupt request.

The times from generation of a maskable interrupt request until vectored interrupt servicing is performed are listed in Table 17-4 below.

For the interrupt request acknowledgment timing, see Figures 17-8 and 17-9.

Table 17-4. Time from Generation of Maskable Interrupt Until Servicing

	Minimum Time	Maximum Time ^{Note}
Servicing time	9 clocks	16 clocks

Note Maximum time does not apply when an instruction from the internal RAM area is executed.

Remark 1 clock: 1/fclk (fclk: CPU clock)

If two or more maskable interrupt requests are generated simultaneously, the request with a higher priority level specified in the priority specification flag is acknowledged first. If two or more interrupts requests have the same priority level, the request with the highest default priority is acknowledged first.

An interrupt request that is held pending is acknowledged when it becomes acknowledgeable.

Figure 17-7 shows the interrupt request acknowledgment algorithm.

If a maskable interrupt request is acknowledged, the contents are saved into the stacks in the order of PSW, then PC, the IE flag is reset (0), and the contents of the priority specification flag corresponding to the acknowledged interrupt are transferred to the ISP1 and ISP0 flags. The vector table data determined for each interrupt request is the loaded into the PC and branched.

Restoring from an interrupt is possible by using the RETI instruction.




Figure 17-7. Interrupt Request Acknowledgment Processing Algorithm


xxIF: Interrupt request flag
xxMK: Interrupt mask flag

xxPR0: Priority specification flag 0xxPR1: Priority specification flag 1

IE: Flag that controls acknowledgment of maskable interrupt request (1 = Enable, 0 = Disable)
ISP0, ISP1: Flag that indicates the priority level of the interrupt currently being serviced (see **Figure 17-6**)


Note For the default priority, refer to Table 17-1 Interrupt Source List.

Figure 17-8. Interrupt Request Acknowledgment Timing (Minimum Time)



Remark 1 clock: 1/fclk (fclk: CPU clock)

Figure 17-9. Interrupt Request Acknowledgment Timing (Maximum Time)



Remark 1 clock: 1/fclk (fclk: CPU clock)

17.4.2 Software interrupt request acknowledgment

A software interrupt request is acknowledged by BRK instruction execution. Software interrupts cannot be disabled.

If a software interrupt request is acknowledged, the contents are saved into the stacks in the order of the program status word (PSW), then program counter (PC), the IE flag is reset (0), and the contents of the vector table (0007EH, 0007FH) are loaded into the PC and branched.

Restoring from a software interrupt is possible by using the RETB instruction.

Caution Can not use the RETI instruction for restoring from the software interrupt.

17.4.3 Multiple interrupt servicing

Multiple interrupt servicing occurs when another interrupt request is acknowledged during execution of an interrupt.

Multiple interrupt servicing does not occur unless the interrupt request acknowledgment enabled state is selected (IE = 1). When an interrupt request is acknowledged, interrupt request acknowledgment becomes disabled (IE = 0). Therefore, to enable multiple interrupt servicing, it is necessary to set (1) the IE flag with the EI instruction during interrupt servicing to enable interrupt acknowledgment.

Moreover, even if interrupts are enabled, multiple interrupt servicing may not be enabled, this being subject to interrupt priority control. Two types of priority control are available: default priority control and programmable priority control. Programmable priority control is used for multiple interrupt servicing.

In the interrupt enabled state, if an interrupt request with a priority equal to or higher than that of the interrupt currently being serviced is generated, it is acknowledged for multiple interrupt servicing. If an interrupt with a priority lower than that of the interrupt currently being serviced is generated during interrupt servicing, it is not acknowledged for multiple interrupt servicing. However, when setting the IE flag to 1 during the interruption at level 0, other level 0 interruptions can be allowed. Interrupt requests that are not enabled because interrupts are in the interrupt disabled state or because they have a lower priority are held pending. When servicing of the current interrupt ends, the pending interrupt request is acknowledged following execution of at least one main processing instruction execution.

Table 17-5 shows relationship between interrupt requests enabled for multiple interrupt servicing and Figure 17-10 shows multiple interrupt servicing examples.

Table 17-5. Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing

During Interrupt Servicing

Multiple Interrupt Request		Maskable Interrupt Request							Software	
			Priority Level 0 Priority Level 1 (PR = 00) (PR = 01)		Priority Level 2 Priority Level 2 Priority Level 2		Priority (PR :	Level 3 = 11)	Interrupt Request	
Interrupt Being Service	ed	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	
Maskable interrupt	ISP1 = 0 ISP0 = 0	0	×	×	×	×	×	×	×	0
	ISP1 = 0 ISP0 = 1	0	×	0	×	×	×	×	×	0
	ISP1 = 1 ISP0 = 0	0	×	0	×	0	×	×	×	0
	ISP1 = 1 ISP0 = 1	0	×	0	×	0	×	0	×	0
Software interrupt		0	×	0	×	0	×	0	×	0

Remarks 1. O: Multiple interrupt servicing enabled

- 2. x: Multiple interrupt servicing disabled
- 3. ISP0, ISP1, and IE are flags contained in the PSW.

ISP1 = 0, ISP0 = 0: An interrupt of level 1 or level 0 is being serviced.

ISP1 = 0, ISP0 = 1: An interrupt of level 2 is being serviced.

ISP1 = 1, ISP0 = 0: An interrupt of level 3 is being serviced.

ISP1 = 1, ISP0 = 1: Wait for An interrupt acknowledgment (all interrupts are enabled).

IE = 0: Interrupt request acknowledgment is disabled.

IE = 1: Interrupt request acknowledgment is enabled.

4. PR is a flag contained in the PR00L, PR00H, PR01L, PR01H, PR02L, PR10L, PR10H, PR11L, PR11H, and PR12L registers.

PR = 00: Specify level 0 with $\times \times$ PR1 \times = 0, $\times \times$ PR0 \times = 0 (higher priority level)


PR = 01: Specify level 1 with \times PR1 \times = 0, \times PR0 \times = 1

PR = 10: Specify level 2 with $\times \times PR1 \times = 1$, $\times \times PR0 \times = 0$

PR = 11: Specify level 3 with \times PR1 \times = 1, \times PR0 \times = 1 (lower priority level)


Figure 17-10. Examples of Multiple Interrupt Servicing (1/2)

Example 1. Multiple interrupt servicing occurs twice



During servicing of interrupt INTxx, two interrupt requests, INTyy and INTzz, are acknowledged, and multiple interrupt servicing takes place. Before each interrupt request is acknowledged, the EI instruction must always be issued to enable interrupt request acknowledgment.

Example 2. Multiple interrupt servicing does not occur due to priority control



Interrupt request INTyy issued during servicing of interrupt INTxx is not acknowledged because its priority is lower than that of INTxx, and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

PR = 00: Specify level 0 with $\times \times$ PR1 \times = 0, $\times \times$ PR0 \times = 0 (higher priority level)

PR = 01: Specify level 1 with $\times \times$ PR1 \times = 0, $\times \times$ PR0 \times = 1

PR = 10: Specify level 2 with $\times \times PR1 \times = 1$, $\times \times PR0 \times = 0$

PR = 11: Specify level 3 with $\times \times$ PR1 \times = 1, $\times \times$ PR0 \times = 1 (lower priority level)

IE = 0: Interrupt request acknowledgment is disabled

IE = 1: Interrupt request acknowledgment is enabled.

Main processing

INTxx servicing

INTyy servicing

INTxx

INTyy

(PR = 00)

RETI

IE = 1

Figure 17-10. Examples of Multiple Interrupt Servicing (2/2)

Interrupts are not enabled during servicing of interrupt INTxx (EI instruction is not issued), then

Interrupts are not enabled during servicing of interrupt INTxx (EI instruction is not issued), therefore, interrupt request INTyy is not acknowledged and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

PR = 00: Specify level 0 with $\times \times PR1 \times = 0$, $\times \times PR0 \times = 0$ (higher priority level)

PR = 01: Specify level 1 with $\times \times$ PR1 \times = 0, $\times \times$ PR0 \times = 1

PR = 10: Specify level 2 with $\times \times$ PR1 \times = 1, $\times \times$ PR0 \times = 0

PR = 11: Specify level 3 with $\times \times$ PR1 \times = 1, $\times \times$ PR0 \times = 1 (lower priority level)

IE = 0: Interrupt request acknowledgment is disabled

IE = 1: Interrupt request acknowledgment is enabled.


17.4.4 Interrupt request hold

There are instructions where, even if an interrupt request is issued while the instructions are being executed, interrupt request acknowledgment is held pending until the end of execution of the next instruction. These instructions (interrupt request hold instructions) are listed below.

- · MOV PSW, #byte
- · MOV PSW, A
- MOV1 PSW. bit, CY
- · SET1 PSW. bit
- CLR1 PSW. bit
- RETB
- RETI
- POP PSW
- BTCLR PSW. bit, \$addr20
- EI
- DI
- SKC
- SKNC
- SKZ
- SKNZ
- SKH
- SKNH
- Manipulation instructions for the IF0L, IF0H, IF1L, IF1H, IF2L, MK0L, MK0H, MK1L, MK1H, MK2L, PR00L, PR00H, PR01L, PR01H, PR02L, PR10L, PR10H, PR11L, PR11H, and PR12L registers

Figure 17-11 shows the timing at which interrupt requests are held pending.

Figure 17-11. Interrupt Request Hold



Remarks 1. Instruction N: Interrupt request hold instruction

2. Instruction M: Instruction other than interrupt request hold instruction

CHAPTER 18 KEY INTERRUPT FUNCTION

18.1 Functions of Key Interrupt

A key interrupt (INTKR) can be generated by inputting a rising edge/falling edge to the key interrupt input pins (KR0 to KR3).

Table 18-1. Assignment of Key Interrupt Detection Pins

Key interrupt input pins	Key return mode registers (KRM)
KR0	KRM0
KR1	KRM1
KR2	KRM2
KR3	KRM3

18.2 Configuration of Key Interrupt


The key interrupt includes the following hardware.

Table 18-2. Configuration of Key Interrupt

Item	Configuration
Control register	Key return control register (KRCTL)
	Key return mode register 0 (KRM0)
	Port mode registers 1, 3, 7, 14 (PM1, PM3, PM7, PM14) Note

Note The port mode registers (PMxx) to be set differ depending on the product. For details, see 18.3.4 Port mode registers 1, 3, 7, 14 (PM1, PM3, PM7, PM14).

Figure 18-1. Block Diagram of Key Interrupt



18.3 Register Controlling Key Interrupt

The key interrupt function is controlled by the following five registers:

- Key return control register (KRCTL)
- Key return mode register 0 (KRM0)
- Key return flag register (KRF)
- Port mode registers 1, 3, 7, and 14 (PM1, PM3, PM7, PM14) Note

Note The port mode registers (PMxx) to be set differ depending on the product. For details, see 18.3.4 Port mode registers 1, 3, 7, 14 (PM1, PM3, PM7, PM14).

18.3.1 Key return control register (KRCTL)

This register controls the usage of the key interrupt flags (KRF0 to KRF3) and sets the detection edge.

The KRCTL register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 18-2. Format of Key Return Control Register (KRCTL)

Address: FFF34H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
KRCTL	KRMD	0	0	0	0	0	0	KREG

KRMD	Usage of t key interrupt flags (KRF0 to KRF3)			
0	Does not use key interrupt flags			
1	Uses key interrupt flags			

KRMD	Selection of Detection Edge (KR0 to KR3)
0	Falling edge
1	Rising edge

18.3.2 Key return mode register 0 (KRM0)

This register sets the key interrupt mode.

The KRM0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to 00H.

Figure 18-3. Format of Key Return Mode Register 0 (KRM0)

Address: FFF37H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
KRM0	0	0	0	0	KRM03	KRM02	KRM01	KRM00

KRM0n	Key interrupt mode control			
0	Does not detect key interrupt signal			
1	Detects key interrupt signal			

Cautions 1. The internal pull-up resistor can be used by setting the corresponding bits to 1 in the pull-up resistor registers 1, 3, 7, and 14 (PU1, PU3, PU7, PU14) of key interrupt input pins.

- 2. An interrupt will be generated if the target bit of the KRM0 register is set while a low level (when KREG = 0)/high level (when KREG = 1) is being input to the key interrupt input pin. To ignore this interrupt, set the KRM0 register after disabling interrupt servicing by using the interrupt mask flag. Afterward, clear the interrupt request flag and enable interrupt servicing after waiting for the key interrupt input high-level width/low-level width (see 30.4 or 31.4 AC Characteristics).
- 3. The pins not used in the key interrupt mode can be used as normal ports.

Remark n = 0 to 3

18.3.3 Key return flag register (KRF)

This register controls the key interrupt flags (KRF0 to KRF3).

The KRF register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 18-4. Format of Key return Flag Register (KRF)

Address: FFF35H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
KRF	0	0	0	0	KRF3	KRF2	KRF1	KRF0

KRFn	Key interrupt flag (n = 0 to 3)				
0	No key interrupt signal has been detected.				
1	A key interrupt signal has been detected.				

Caution When KRMD = 0, setting the KRFn bit to 1 is prohibited.

18.3.4 Port mode registers 1, 3, 7, 14 (PM1, PM3, PM7, PM14)

These registers set the input and output of port 1, 3, 7, 14 in 1-bit units.

The presence or absence of key input pins depends on the product. When using the key interrupt function, set the following port mode registers according to the product used.

32, 44-pin products: PM1, PM14 48, 52-pin products: PM3, PM7 64-pin products: PM7

When using P10/KR2 to P12/KR0, P140/KR3, P30/KR3 to P32/KR1, or P70/KR0 to P73/KR3 as a key input pin, set the bit of the port mode registers (PM1, PM3, PM7, PM14) corresponding to the port pin to 1.

The PM1, PM3, PM7, and PM14 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to FFH.

Figure 18-5. Format of Port Mode Register 7 (PM7) (64-pin products)

Address: FFF27H After reset: 00H R/W

Symbol	7	6	5	4	3	2	1	0
PM7	1	1	1	PM74	PM73	PM72	PM71	PM70

PM7n	I/O mode selection for P7n pin (n = 0 to 4)		
0	Output mode (output buffer on)		
1	Input mode (output buffer off)		

Remark The figure shown above presents the format of port mode register 7 of the 64-pin products.

> The format of the port mode register of other products, see Table 4-3 PMxx, Pxx, PUxx, PIMxx, POMxx, PMCxx registers and the bits mounted on each product.


18.4 Key Interrupt Operation

18.4.1 When not using the key interrupt flag (KRMD = 0)

A key interrupt (INTKR) is generated when the valid edge specified by the setting of the KREG bit is input to a key interrupt pin (KR0 to KR3). The channel to which the valid edge was input can be identified by reading the port register and checking the port level after the key interrupt (INTKR) is generated.

The INTKR signal changes according to the input level of the key interrupt input pin (KR0 to KR3).


Figure 18-6. Operation of INTKR Signal When a Key Interrupt is Input to a Single Channel (When KRMD = 0 and KREG = 0)



- **Notes 1.** The maximum delay time is the maximum value of the high-level width and low-level width of the key interrupt input (see **30.4** or **31.4 AC Characteristics** for details).
 - 2. Acknowledgment of vectored interrupt request or bit cleared by software

The operation when a valid edge is input to multiple key interrupt input pins is shown in Figure 18-7 below. The INTKR signal is set while a low level is being input to one pin (when KREG is set to 0). Therefore, even if a falling edge is input to another pin in this period, a key interrupt (INTKR) will not be generated again (<1> in the figure).

Figure 18-7. Operation of INTKR Signal When Key Interrupts Are Input to Multiple Channels (When KRMD = 0 and KREG = 0)



- **Notes 1.** The maximum delay time is the maximum value of the high-level width and low-level width of the key interrupt input (see **30.4** or **31.4 AC Characteristics** for details).
 - 2. Acknowledgment of vectored interrupt request or bit cleared by software

18.4.2 When using the key interrupt flag (KRMD = 1)


A key interrupt (INTKR) is generated when the valid edge specified by the setting of the KREG bit is input to a key interrupt pin (KR0 to KR3). The channels to which the valid edge was input can be identified by reading the key return flag register (KRF) after the key interrupt (INTKR) is generated.

If the KRMD bit is set to 1, the INTKR signal is cleared by clearing the corresponding bit in the KRF register.


As shown in Figure 18-8, only one interrupt is generated each time a falling edge is input to one channel (when KREG = 0), regardless of whether the KRFn bit is cleared before or after a rising edge is input.

Figure 18-8. Basic Operation of the INTKR Signal When the Key Interrupt Flag Is Used (When KRMD = 1 and KREG = 0)

(a) When KRF0 is cleared after a rising edge is input to the KR0 pin



(b) When KRF0 is cleared before a rising edge is input to the KR0 pin



- **Notes 1.** The maximum delay time is the maximum value of the high-level width and low-level width of the key interrupt input (see **30.4** or **31.4 AC Characteristics** for details).
 - 2. Acknowledgment of vectored interrupt request or bit cleared by software

The operation when a valid edge is input to multiple key interrupt input pins is shown in Figure 18-9 below. A falling edge is also input to the KR1 and KR3 pins after a falling edge was input to the KR0 pin (when KREG = 0). The KRF1 bit is set when the KRF0 bit is cleared. A key interrupt (INTKR) is therefore generated one clock (fclk) after the KRF0 bit is cleared (<1> in the figure). Also, after a falling edge has been input to the KR3 pin, a low level continues to be input to this pin (<3> in the figure) until the KRF1 bit is cleared (<2> in the figure). A key interrupt (INTKR) is therefore generated one clock (fclk) after the KRF1 bit is cleared (<4> in the figure). It is thus possible to generate a key interrupt (INTKR) when a valid edge is input to multiple channels.




Figure 18-9. Operation of INTKR Signal When Key Interrupts Are Input to Multiple Channels (When KRMD = 1 and KREG = 0)

- **Notes 1.** The maximum delay time is the maximum value of the high-level width and low-level width of the key interrupt input (see **30.4** or **31.4 AC Characteristics** for details).
 - 2. Acknowledgment of vectored interrupt request or bit cleared by software

Remark fclk: CPU/peripheral hardware clock frequency

CHAPTER 19 STANDBY FUNCTION

19.1 Standby Function and Configuration

19.1.1 Standby function

The standby function reduces the operating current of the system, and the following three modes are available.

(1) HALT mode

HALT instruction execution sets the HALT mode. In the HALT mode, the CPU operation clock is stopped. If the high-speed system clock oscillator, high-speed on-chip oscillator, or subsystem clock oscillator is operating before the HALT mode is set, oscillation of each clock continues. In this mode, the operating current is not decreased as much as in the STOP mode, but the HALT mode is effective for restarting operation immediately upon interrupt request generation and carrying out intermittent operations frequently.

(2) STOP mode

STOP instruction execution sets the STOP mode. In the STOP mode, the high-speed system clock oscillator and high-speed on-chip oscillator stop, stopping the whole system, thereby considerably reducing the CPU operating current.

Because this mode can be cleared by an interrupt request, it enables intermittent operations to be carried out. However, because a wait time is required to secure the oscillation stabilization time after the STOP mode is released when the X1 clock is selected, select the HALT mode if it is necessary to start processing immediately upon interrupt request generation.

(3) SNOOZE mode

In the case of CSI00 or UART0 data reception and an A/D conversion request by the timer trigger signal (the interrupt request signal (INTRTC/INTIT)), the STOP mode is exited, the CSI00 or UART0 data is received without operating the CPU, and A/D conversion is performed. This can only be specified when the high-speed on-chip oscillator is selected for the CPU/peripheral hardware clock (fclk).

In either of these two modes, all the contents of registers, flags and data memory just before the standby mode is set are held. The I/O port output latches and output buffer statuses are also held.

- Cautions 1. The STOP mode can be used only when the CPU is operating on the main system clock. Do not set to the STOP mode while the CPU operates with the subsystem clock. The HALT mode can be used when the CPU is operating on either the main system clock or the subsystem clock.
 - 2. When shifting to the STOP mode, be sure to stop the peripheral hardware operation operating with main system clock before executing STOP instruction (except SNOOZE mode setting unit).
 - 3. When using CSI00, UART0, or the A/D converter in the SNOOZE mode, set up serial standby control register 0 (SSC0) and A/D converter mode register 2 (ADM2) before switching to the STOP mode. For details, see 12.3 Registers Controlling Serial Array Unit and 11.3 Registers Used in A/D Converter.
 - 4. The following sequence is recommended for power consumption reduction of the A/D converter when the standby function is used: First clear bit 7 (ADCS) and bit 0 (ADCE) of A/D converter mode register 0 (ADM0) to 0 to stop the A/D conversion operation, and then execute the STOP instruction.
 - It can be selected by the option byte whether the low-speed on-chip oscillator continues oscillating or stops in the HALT or STOP mode. For details, see CHAPTER 25 OPTION BYTE.



19.2 Registers Controlling Standby Function

The registers which control the standby function are described below.

- Subsystem clock supply mode control register (OSMC)
- Oscillation stabilization time counter status register (OSTC)
- · Oscillation stabilization time select register (OSTS)

Remark For details of registers described above, see CHAPTER 5 CLOCK GENERATOR. For registers which control the SNOOZE mode, see CHAPTER 11 A/D CONVERTER and CHAPTER 12 SERIAL ARRAY UNIT.

19.3 Standby Function Operation

19.3.1 HALT mode

(1) HALT mode

The HALT mode is set by executing the HALT instruction. HALT mode can be set regardless of whether the CPU clock before the setting was the high-speed system clock, high-speed on-chip oscillator clock, or subsystem clock. The operating statuses in the HALT mode are shown below.

Caution Because the interrupt request signal is used to clear the HALT mode, if the interrupt mask flag is 0 (the interrupt processing is enabled) and the interrupt request flag is 1 (the interrupt request signal is generated), the HALT mode is not entered even if the HALT instruction is executed in such a situation.

Table 19-1. Operating Statuses in HALT Mode (1/2)

\	HALT Mode	e Setting	When HALT Instruction Is	s Executed While CPU Is Operati	ing on Main System Clock	
			When CPU Is Operating on When CPU Is Operating on When CPU Is Operating on			
Item			High-Speed On-Chip Oscillator Clock (f _I H)	X1 Clock (fx) External Main System Cloc (fex)		
System clock			Clock supply to the CPU is stop	ped		
Main syst	tem clock	fıн	Operation continues (cannot be stopped) Operation disabled			
		fx	Operation disabled	Operation continues (cannot be stopped)	Cannot operate	
		fex		Cannot operate	Operation continues (cannot be stopped)	
Subsyste	em clock	fхт	Status before HALT mode was	set is retained		
		fexs				
f∟			Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of subsystem clock supply mode control register (OSMC) • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON = 0: Stops • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops			
CPU			Operation stopped			
Code flash m	nemory					
Data flash me	emory					
RAM			Operation stopped (operable when DMA is executed)			
Port (latch)			Status before HALT mode was set is retained			
Timer array u	ınit		Operable			
Real-time clo	ck (RTC)					
12-bit interva	l timer		C. CHARTER AS WATCHES THER			
Watchdog tim			See CHAPTER 10 WATCHDO	OG TIMER		
Clock output/		tput	Operable			
A/D converter			ļ			
Serial array u			ļ			
Serial interface (IICA)						
LCD driver/co	ontroller		Operable (However, this depends on the status of the clock selected as the LCD source clock: operation is possible if the selected clock is operating, but operation will stop if the selected clock is stopped.)			
Multiplier and accumulator	d divider/m	ultiply-	Operable			
DMA controll	er					
Power-on-res	set function	n				
Voltage detec	ction funct	ion]			
External inter	rrupt]			
Key interrupt function						
CRC High-speed CRC operation function CRC						
			In the calculation of the RAM area, operable when DMA is executed only			
RAM parity error detection		ion	Operable when DMA is execute	ed only		
function						
RAM guard function						
SFR guard function						
Illegal-memor						
detection function]			

Remark Operation stopped:

Operation is automatically stopped before switching to the HALT mode.

Operation disabled: Operation is stopped before switching to the HALT mode.

 f_{IH} : High-speed on-chip oscillator clock f_{IL} : Low-speed on-chip oscillator clock f_{EX} : External main system clock

fxr: XT1 clock fexs: External subsystem clock

Table 19-1. Operating Statuses in HALT Mode (2/2)

H	IALT Mod	e Setting	When HALT Instruction Is Executed White	le CPU Is Operating on Subsystem Clock			
Item			When CPU Is Operating on XT1 Clock (fxr) When CPU Is Operating on External Subsystem Clock (fexs)				
System clock			Clock supply to the CPU is stopped				
Main system clock fін			Operation disabled				
		fx					
		fex					
Subsyster	n clock	fхт	Operation continues (cannot be stopped)	Cannot operate			
		fexs	Cannot operate	Operation continues (cannot be stopped)			
fi∟			Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of subsystem clock supply mode control register (OSMC) • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON = 0: Stops • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops				
CPU			Operation stopped				
Code flash me	emory						
Data flash me	mory						
RAM			Operation stopped (operable when DMA is exec	cuted)			
Port (latch)			Status before HALT mode was set is retained				
Timer array ur	nit		Operates when the RTCLPC bit is 0 (operation is disabled when the RTCLPC bit is not 0).				
Real-time cloc	k (RTC)		Operable				
12-bit interval	timer						
Watchdog time	er		See CHAPTER 10 WATCHDOG TIMER				
Clock output/b	ouzzer out	put	Operates when the RTCLPC bit is 0 (operation is disabled when the RTCLPC bit is not 0).				
A/D converter			Operation disabled				
Serial array ur	nit (SAU)		Operates when the RTCLPC bit is 0 (operation is disabled when the RTCLPC bit is not 0).				
Serial interfac	e (IICA)		Operation disabled				
LCD driver/co	ntroller		Operable (However, this depends on the status of the clock selected as the LCD source clock: operation is possible if the selected clock is operating, but operation will stop if the selected clock is stopped.)				
Multiplier and accumulator	divider/m	ultiply-	Operates when the RTCLPC bit is 0 (operation is disabled when the RTCLPC bit is not 0).				
DMA controlle							
Power-on-rese			Operable				
Voltage detec		on					
External interr	•						
Key interrupt f							
	High-spee		Operation disabled				
£ 4:	General-p CRC	ourpose	In the calculation of the RAM area, operable wh	en DMA is executed only			
RAM parity error detection function		ion	Operable when DMA is executed only				
RAM guard function							
SFR guard function Illegal-memory access detection			Operation stopped				
function	function		Operation is automatically stopped before switching to the HALT mode				

Remark Operation stopped:

Operation is automatically stopped before switching to the HALT mode.

Operation disabled: Operation is stopped before switching to the HALT mode.

fін: High-speed on-chip oscillator clock fex: External main system clock

fı∟: Low-speed on-chip oscillator clock fx⊤: XT1 clock

fx: X1 clock fexs: External subsystem clock


(2) HALT mode release

The HALT mode can be released by the following two sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the HALT mode is released. If interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.

Figure 19-1. HALT Mode Release by Interrupt Request Generation



Notes 1. For details of the standby release signal, see Figure 17-1.

2. Wait time for HALT mode release

When vectored interrupt servicing is carried out
Main system clock:
Subsystem clock (RTCLPC = 0):
Subsystem clock (RTCLPC = 1):
When vectored interrupt servicing is not carried out
Main system clock:
Subsystem clock (RTCLPC = 0):
Subsystem clock (RTCLPC = 0):
Subsystem clock (RTCLPC = 1):
Sto 6 clock


Remark The broken lines indicate the case when the interrupt request which has released the standby mode is acknowledged.

(b) Release by reset signal generation


When the reset signal is generated, HALT mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

Figure 19-2. HALT Mode Release by Reset (1/2)

(1) When high-speed on-chip oscillator clock is used as CPU clock



(2) When high-speed system clock is used as CPU clock




Note For the reset processing time, see CHAPTER 20 RESET FUNCTION.

For the reset processing time of the power-on-reset circuit (POR) and voltage detector (LVD), see CHAPTER 21 POWER-ON-RESET CIRCUIT.

Figure 19-2. HALT Mode Release by Reset (2/2)

(3) When subsystem clock is used as CPU clock



Note For the reset processing time, see CHAPTER 20 RESET FUNCTION.

For the reset processing time of the power-on-reset circuit (POR) and voltage detector (LVD), see CHAPTER 21 POWER-ON-RESET CIRCUIT.

19.3.2 STOP mode

(1) STOP mode setting and operating statuses

The STOP mode is set by executing the STOP instruction, and it can be set only when the CPU clock before the setting was the main system clock.

- Cautions 1. Because the interrupt request signal is used to clear the STOP mode, if there is an interrupt source with the interrupt request flag set and the interrupt mask flag reset, the STOP mode is immediately cleared if set. Thus, when a STOP instruction is executed in this situation, the system returns to its normal operating mode as soon as the wait time set by using the oscillation stabilization time select register (OSTS) has elapsed. Note that the operating current during this period is the same as in the HALT mode because the clock is not stopped.
 - When using CSI00, UART0, or the A/D converter in the SNOOZE mode, set up serial standby control register 0 (SSC0) and A/D converter mode register 2 (ADM2) before switching to the STOP mode. For details, see 12.3 Registers Controlling Serial Array Unit and 11.3 Registers Used in A/D Converter.

The operating statuses in the STOP mode are shown below.

Table 19-2. Operating Statuses in STOP Mode

STOP Mode Setting		e Setting	When STOP Instruction Is Executed While CPU Is Operating on Main System Clock				
		o county	When CPU Is Operating on When CPU Is Operating on When CPU Is Operating on				
Item			High-Speed On-Chip X1 Clock (fx) External Main System Clock (fы) (f∈x)				
System clo	ck		Clock supply to the CPU is stop	pped			
Main sy	stem clock	fıн	Stopped				
		fx					
		fex					
Subsys	tem clock	fxT fexs	Status before STOP mode was	set is retained			
fı∟		IEXS	Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of subsystem clock supply mode control register (OSMC) • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON = 0: Stops • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops				
CPU			Operation stopped				
Code flash	memory						
Data flash r	memory		Operation stopped				
RAM			Operation stopped (operable w	hen DMA is executed)			
Port (latch)			Status before STOP mode was set is retained				
Timer array	unit		Operation disabled				
Real-time of	lock (RTC)		Operable				
12-bit interv	al timer						
Watchdog t			See CHAPTER 10 WATCHDO				
Clock outpu	it/buzzer ou	tput	Operates when the subsystem clock is selected as the clock source for counting and the RTCLPC bit is 0 (operation is disabled when a clock other than the subsystem clock is selected and the RTCLPC bit is not 0).				
A/D conver	ter		Wakeup operation is enabled (s	switching to the SNOOZE mode)			
Serial array	unit (SAU)		Wakeup operation is enabled only for CSI00 and UART0 (switching to the SNOOZE mode) Operation is disabled for anything other than CSI00 and UART0				
Serial interf	ace (IICA)		Wakeup by address match ope	rable			
LCD driver/	controller		Operable (However, this depends on the status of the clock selected as the LCD source clock: operation is possible if the selected clock is operating, but operation will stop if the selected clock is stopped.)				
Multiplier au accumulato	nd divider/m r	ultiply-	Operation disabled				
DMA contro	oller						
Power-on-r	eset functior	1	Operable				
	ection functi	on					
External int							
Key interrupt function							
CRC operation	High-spee		Operation stopped				
function	General-p	ourpose					
RAM parity function	RAM parity error detection		1				
RAM guard function							
SFR guard							
Illegal-mem detection fu	ory access						

Remark Operation stopped: Operation is automatically stopped before switching to the STOP mode.

Operation disabled: Operation is stopped before switching to the STOP mode.

fi⊩: High-speed on-chip oscillator clock fi⊥: Low-speed on-chip oscillator clock

 $\begin{array}{lll} \text{fx:} & \text{X1 clock} & \text{fex:} & \text{External main system clock} \\ \text{fxT:} & \text{XT1 clock} & \text{fexs:} & \text{External subsystem clock} \\ \end{array}$

- Cautions 1. To stop the low-speed on-chip oscillator clock in the STOP mode, must previously be set an option byte to stop the watchdog timer operation in the HALT/STOP mode (bit 0 (WDSTBYON) of 000C0H = 0).
 - 2. To shorten oscillation stabilization time after the STOP mode is released when the CPU operates with the high-speed system clock (X1 oscillation), temporarily switch the CPU clock to the high-speed on-chip oscillator clock before the execution of the STOP instruction. Before changing the CPU clock from the high-speed on-chip oscillator clock to the high-speed system clock (X1 oscillation) after the STOP mode is released, check the oscillation stabilization time with the oscillation stabilization time counter status register (OSTC).

(2) STOP mode release


The STOP mode can be released by the following two sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the STOP mode is released. After the oscillation stabilization time has elapsed, if interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.

Figure 19-3. STOP Mode Release by Interrupt Request Generation (1/2)

(1) When high-speed on-chip oscillator clock is used as CPU clock



- Notes 1. For details of the standby release signal, see Figure 17-1.
 - 2. STOP mode release time


Supply of the clock is stopped: $18 \mu s$ to $65 \mu s$

Wait

- When vectored interrupt servicing is carried out: 7 clocks
- · When vectored interrupt servicing is not carried out: 1 clock
- **Remarks 1.** The clock supply stop time varies depending on the temperature conditions and STOP mode period.
 - 2. The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

Figure 19-3. STOP Mode Release by Interrupt Request Generation (2/2)

(2) When high-speed system clock (X1 oscillation) is used as CPU clock



- Notes 1. For details of the standby release signal, see Figure 17-1.
 - 2. STOP mode release time


Supply of the clock is stopped: $18 \mu s$ to "whichever is longer 65 μs and the oscillation

stabilization time (set by OSTS)"

Wait

When vectored interrupt servicing is carried out: 10 to 11 clocks
When vectored interrupt servicing is not carried out: 4 to 5 clocks

(3) When high-speed system clock (external clock input) is used as CPU clock



- Notes 1. For details of the standby release signal, see Figure 17-1.
 - 2. STOP mode release time

Supply of the clock is stopped: 18 μs to 65 μs

Wai

When vectored interrupt servicing is carried out: 7 clocks
 When vectored interrupt servicing is not carried out: 1 clock

Caution To reduce the oscillation stabilization time after release from the STOP mode while CPU operates based on the high-speed system clock (X1 oscillation), switch the clock to the high-speed on-chip oscillator clock temporarily before executing the STOP instruction.


- **Remarks 1.** The clock supply stop time varies depending on the temperature conditions and STOP mode period.
 - 2. The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

(b) Release by reset signal generation


When the reset signal is generated, STOP mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

Figure 19-4. STOP Mode Release by Reset

(1) When high-speed on-chip oscillator clock is used as CPU clock



(2) When high-speed system clock is used as CPU clock



Note For the reset processing time, see CHAPTER 20 RESET FUNCTION.

For the reset processing time of the power-on-reset circuit (POR) and voltage detector (LVD), see **CHAPTER 21 POWER-ON-RESET CIRCUIT**.

19.3.3 SNOOZE mode

(1) SNOOZE mode setting and operating statuses

The SNOOZE mode can only be specified for CSI00, UART0, or the A/D converter. Note that this mode can only be specified if the CPU clock is the high-speed on-chip oscillator clock.

When using CSI00 or UART0 in the SNOOZE mode, set the SWCm bit of the serial standby control register m (SSCm) to 1 immediately before switching to the STOP mode. For details, see **12.3 Registers Controlling Serial Array Unit**.

When using the A/D converter in the SNOOZE mode, set the AWC bit of the A/D converter mode register 2 (ADM2) to 1 immediately before switching to the STOP mode. For details, see **11.3 Registers Used in A/D Converter**.

In SNOOZE mode transition, wait status to be only following time.

Transition time from STOP mode to SNOOZE mode: 18 μ s to 65 μ s

Remark Transition time from STOP mode to SNOOZE mode varies depending on the temperature conditions and the STOP mode period.

From SNOOZE to normal operation

• When vectored interrupt servicing is carried out:

HS (High-speed main) mode : 4.99 to 9.44 μ s + 7 clocks LS (Low-speed main) mode : 1.10 to 5.08 μ s + 7 clocks LV (Low-voltage main) mode : 16.58 to 25.40 μ s + 7 clocks

When vectored interrupt servicing is not carried out:

HS (High-speed main) mode : 4.99 to $9.44 \,\mu$ s + 1 clock LS (Low-speed main) mode : 1.10 to $5.08 \,\mu$ s + 1 clock LV (Low-voltage main) mode : 16.58 to $25.40 \,\mu$ s + 1 clock

The operating statuses in the SNOOZE mode are shown below.

Table 19-3. Operating Statuses in SNOOZE Mode

			<u> </u>		
STOP Mode Setting		Setting	When Inputting CSI00/UART0 Data Reception Signal or A/D Converter Timer Trigger Signal While in STOP Mode		
			When CPU Is Operating on High-Speed On-Chip Oscillator Clock (fн)		
System clock			Clock supply to the CPU is stopped		
Main syste	em clock	fін	Operation started		
		fx	Stopped		
Ī		fex			
Subsystem clock		fхт	Use of the status while in the STOP mode continues		
		fexs			
fi∟			Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of subsystem clock supply mode control register (OSMC) • WUTMMCK0 = 1: Oscillates • WUTMMCK0 = 0 and WDTON = 0: Stops • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 1: Oscillates • WUTMMCK0 = 0, WDTON = 1, and WDSTBYON = 0: Stops		
U			Operation stopped		
de flash me	emory				
ta flash me	mory				
M					
rt (latch)			Use of the status while in the STOP mode continues		
ner array ur	nit		Operation disabled		
al-time cloc	k (RTC)		Operable		
bit interval	timer				
tchdog time	er		See CHAPTER 10 WATCHDOG TIMER		
Clock output/buzzer output		put	Operates when the subsystem clock is selected as the clock source for counting and the RTCLPC bit is 0 (operation is disabled when a clock other than the subsystem clock is selected and the RTCLPC bit is not 0).		
) converter			Operable		
rial array ur	nit (SAU)		Operable only CSI00 and UART0 only. Operation disabled other than CSI00 and UART0.		
rial interfac	e (IICA)		Operation disabled		
D driver/co	ntroller		Operable (However, this depends on the status of the clock selected as the LCD source clock: operation is possible if the selected clock is operating, but operation will stop if the selected clock is stopped.)		
•	divider/mı	ultiply-	Operation disabled		
IA controlle	r				
wer-on-rese	et function	l	Operable		
tage detec	tion functi	on			
ernal interr	upt				
Key interrupt function					
CRC High-speed CRC operation function CRC			Operation stopped		
		urpose			
RAM parity error detection function		on			
RAM guard function					
SFR guard function					
	Subsyster Subsyster Subsyster Fil. U de flash me ta flash me ta flash me al-time cloo bit interval atchdog tim bock output/b Converter rial array ur rial interfac D driver/co Itiplier and cumulator IA controlle wer-on-rese tage detec ternal interr y interrupt f C eration Ction M parity er ction M guard fur gal-memori	Stem clock Main system clock Subsystem clock Gubsystem clock fil. U de flash memory ta flash memory M rt (latch) her array unit al-time clock (RTC) bit interval timer hick output/buzzer out clock output/buzzer out O converter rial array unit (SAU) rial interface (IICA) D driver/controller U Itiplier and divider/mu rial interface (IICA) D driver/controller U Itiplier and divider/mu rial interface (IICA) D driver/controller Wer-on-reset function Itage detection function Itage detection function Itage detection function Itage detection function M parity error detection M parity error detection M guard function	Stem clock Main system clock Main system clock filh fix fex Subsystem clock fix fexs fil U de flash memory ta flash memory M rt (latch) her array unit al-time clock (RTC) bit interval timer rtchdog time		


Remark Operation stopped: Operation is automatically stopped before switching to the SNOOZE mode.

Operation disabled: Operation is stopped before switching to the SNOOZE mode. fil: High-speed on-chip oscillator clock fil: Low-speed on-chip oscillator clock



(2) Timing diagram when the interrupt request signal is generated in the SNOOZE mode


Figure 19-5. When the Interrupt Request Signal is Generated in the SNOOZE Mode



- Notes 1. For details of the standby release signal, see Figure 17-1.
 - 2. Transition time from STOP mode to SNOOZE mode
 - 3. Transition time from SNOOZE mode to normal operation
 - 4. Enable the SNOOZE mode (AWC = 1 or SWC = 1) immediately before switching to the STOP mode.
 - **5.** Be sure to release the SNOOZE mode (AWC = 0 or SWC = 0) immediately after return to the normal operation.

(3) Timing diagram when the interrupt request signal is not generated in the SNOOZE mode

Figure 19-6. When the Interrupt Request Signal is not Generated in the SNOOZE Mode



- Notes 1. For details of the standby release signal, see Figure 17-1.
 - 2. Transition time from STOP mode to SNOOZE mode
 - 3. Enable the SNOOZE mode (AWC = 1 or SWC = 1) immediately before switching to the STOP mode.

Remark For details of the SNOOZE mode function, see CHAPTER 11 A/D CONVERTER and CHAPTER 12 SERIAL ARRAY UNIT.

CHAPTER 20 RESET FUNCTION

The following seven operations are available to generate a reset signal.

- (1) External reset input via RESET pin
- (2) Internal reset by watchdog timer program loop detection
- (3) Internal reset by comparison of supply voltage and detection voltage of power-on-reset (POR) circuit
- (4) Internal reset by comparison of supply voltage of the voltage detector (LVD) and detection voltage
- (5) Internal reset by execution of illegal instruction Note
- (6) Internal reset by RAM parity error
- (7) Internal reset by illegal-memory access

External and internal resets start program execution from the address stored at 00000H and 00001H when the reset signal is generated.

A reset is effected when a low level is input to the RESET pin, the watchdog timer overflows, or by POR and LVD circuit voltage detection, execution of illegal instruction^{Note}, RAM parity error or illegal-memory access, and each item of hardware is set to the status shown in Table 20-1.


Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

- Cautions 1. For an external reset, input a low level for 10 μ s or more to the RESET pin.
 - To perform an external reset upon power application, input a low level to the $\overline{\text{RESET}}$ pin, turn power on, continue to input a low level to the pin for 10 us or more within the operating voltage range shown in 30.4 or 31.4 AC Characteristics, and then input a high level to the pin.
 - During reset input, the X1 clock, XT1 clock, high-speed on-chip oscillator clock, and low-speed on-chip oscillator clock stop oscillating. External main system clock input and external subsystem clock input become invalid.
 - 3. The port pins become the following state because each SFR and 2nd SFR are initialized after reset.
 - P40: High-impedance during the external reset period or reset period by the POR. High level during other types of reset or after receiving a reset signal (connected to the internal pullup resistor).
 - P130: Low level during the reset period or after receiving a reset signal.
 - Ports other than P40 and P130: High-impedance during the reset period or after receiving a reset signal.

Remark VPOR: POR power supply rise detection voltage

VLVD: LVD detection voltage



Caution An LVD circuit internal reset does not reset the LVD circuit.

Remarks 1. LVIM: Voltage detection register

2. LVIS: Voltage detection level register

20.1 Timing of Reset Operation

This LSI is reset by input of the low level on the RESET pin and released from the reset state by input of the high level on the RESET pin. After reset processing, execution of the program with the high-speed on-chip oscillator clock as the operating clock starts.




Figure 20-2. Timing of Reset by RESET Input

Release from the reset state is automatic in the case of a reset due to a watchdog timer overflow, execution of an illegal instruction, detection of a RAM parity error, or detection of illegal memory access. After reset processing, execution of the program with the high-speed on-chip oscillator clock as the operating clock starts.




Figure 20-3. Timing of Reset Due to Watchdog Timer Overflow, Execution of Illegal Instruction, Detection of RAM Parity Error, or Detection of Illegal Memory Access

(Notes, Caution, and Remark are listed on the next page.)

(P130)

- **Notes 1.** When P130 is set to high-level output before reset is effected, the output signal of P130 can be dummyoutput as a reset signal to an external device, because P130 outputs a low level when reset is effected. To release a reset signal to an external device, set P130 to high-level output by software.
 - 2. Reset times (times for release from the external reset state)

After the first release of the POR: 0.672 ms (typ.), 0.832 ms (max.) when the LVD is in use.

0.399 ms (typ.), 0.519 ms (max.) when the LVD is off.

After the second release of the POR: 0.531 ms (typ.), 0.675 ms (max.) when the LVD is in use.

0.259 ms (typ.), 0.362 ms (max.) when the LVD is off.

After power is supplied, a voltage stabilization waiting time of about 0.99 ms (typ.) and up to 2.30 ms (max.) is required before reset processing starts after release of the external reset.

- 3. The state of P40 is as follows.
 - High-impedance during the external reset period or reset period by the POR.
 - High level during other types of reset or after receiving a reset signal (connected to the internal pull-up resistor).

Remark For the reset timing of the power-on-reset circuit and voltage detector, see CHAPTER 21 POWER-ON-RESET CIRCUIT and CHAPTER 22 VOLTAGE DETECTOR.

20.2 States of Operation During Reset Periods

Table 20-1 shows the states of operation during reset periods. Table 20-2 shows the states of the hardware after receiving a reset signal.

Table 20-1. States of Operation During Reset Period

	Item			During Reset Period		
Sy	System clock			Clock supply to the CPU is stopped.		
	Main system clock fін		fıн	Operation stopped		
	fx		fx	Operation stopped (the X1 and X2 pins are input port mode)		
			fex	Clock input invalid (the pin is input port mode)		
	Subsyste	em clock	fхт	Operation stopped		
			fexs	Clock input invalid (the pin is input port mode)		
	fı∟			Operation stopped		
CF	U			Operation stopped		
Со	de flash m	nemory		Operation stopped		
Da	ta flash m	emory		Operation stopped		
RA	M			Operation stopped		
Ро	rt (latch)			High impedance Note		
Tir	ner array ı	unit		Operation stopped		
Re	al-time clo	ock (RTC)				
12	bit interva	l timer				
Wa	atchdog tir	ner				
Clo	ck output	/buzzer output				
A/[) converte	r				
Se	rial array ι	unit (SAU)				
Se	rial interfa	ce (IICA)				
LC	D controll	er/driver		Operation stopped (COM only pin, COM/SEG alternate pin: GND output, SEG/general-purpose port alternate pin: high-impedance output, V _{L1} to V _{L4} pins: high-impedance output, CAPH/P127 pin, CAPL/P126 pin: high-impedance output)		
Mι	Itiplier & c	livider, multiply-ac	cumulator	Operation stopped		
DΝ	1A control	er				
Ро	wer-on-re	set function		Detection operation possible		
Vo	ltage dete	ction function		Operation stopped		
External interrupt			Operation stopped			
Ke	Key interrupt function					
CRC High-speed CRC						
	eration ection	General-purpose	e CRC			
RAM parity error detection function		ction				
RAM guard function						
SF	SFR guard function					
	gal-memo	ry access detection	on			

(Note and Remark are listed on the next page.)

Note P40 and P130 become the following state.

- P40: High-impedance during the external reset period or reset period by the POR. High level during other types of reset (connected to the internal pull-up resistor).
- P130: Low level during the reset period

Remark fin: High-speed on-chip oscillator clock

fx: X1 oscillation clock

fex: External main system clock

fxt: XT1 oscillation clock fexs: External subsystem clock

fil: Low-speed on-chip oscillator clock

Table 20-2. State of Hardware After Receiving a Reset Signal

	After Reset Acknowledgment ^{Note}			
Program counter (PC)	Program counter (PC)			
Stack pointer (SP)		Undefined		
Program status word (PSW)	06H		
RAM	Data memory	Undefined		
	General-purpose registers	Undefined		

Note During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware statuses become undefined. All other hardware statuses remain unchanged after reset.

Remark For the state of the special function register (SFR) after receiving a reset signal, see 3.2.4 Special function registers (SFRs) and 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers).

20.3 Register for Confirming Reset Source

20.3.1 Reset control flag register (RESF)

Many internal reset generation sources exist in the RL78 microcontroller. The reset control flag register (RESF) is used to store which source has generated the reset request.

The RESF register can be read by an 8-bit memory manipulation instruction.

RESET input, reset by power-on-reset (POR) circuit, and reading the RESF register clear TRAP, WDTRF, RPERF, IAWRF, and LVIRF flags.

Figure 20-4. Format of Reset Control Flag Register (RESF)

Address: FFFA8H After reset: Undefined Note 1 7 6 2 0 Symbol 3 1 RESF WDTRF **TRAP** 0 0 0 **RPERF IAWRF LVIRF**

TRAP	Internal reset request by execution of illegal instruction Note 2			
0 Internal reset request is not generated, or the RESF register is cleared.				
1	Internal reset request is generated.			

WDTRF Internal reset request by watchdog timer (WDT)			
0	Internal reset request is not generated, or the RESF register is cleared.		
1	Internal reset request is generated.		

RPERF Internal reset request t by RAM parity			
0 Internal reset request is not generated, or the RESF register is cleared.			
1	Internal reset request is generated.		

IAWRF	Internal reset request by illegal-memory access
0	Internal reset request is not generated, or the RESF register is cleared.
1	Internal reset request is generated.

LVIRF	Internal reset request by voltage detector (LVD)			
0 Internal reset request is not generated, or the RESF register is cleared.				
1	Internal reset request is generated.			

Notes 1. The value after reset varies depending on the reset source. See Table 20-3.

The illegal instruction is generated when instruction code FFH is executed.Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

Cautions 1. Do not read data by a 1-bit memory manipulation instruction.

2. When enabling RAM parity error resets (RPERDIS = 0), be sure to initialize the used RAM area at data access or the used RAM area + 10 bytes at execution of instruction from the RAM area.

Reset generation enables RAM parity error resets (RPERDIS = 0). For details, see 23.3.3 RAM parity error detection function.

The status of the RESF register when a reset request is generated is shown in Table 20-3.

Table 20-3. RESF Register Status When Reset Request Is Generated

Reset Source	RESET Input	Reset by POR	Reset by Execution of Illegal Instruction	Reset by WDT	Reset by RAM parity error	Reset by illegal- memory access	Reset by LVD
TRAP bit	Cleared (0)	Cleared (0)	Set (1)	Held	Held	Held	Held
WDTRF bit			Held	Set (1)			
RPERF bit				Held	Set (1)		
IAWRF bit					Held	Set (1)	
LVIRF bit						Held	Set (1)

The RESF register is automatically cleared when it is read by an 8-bit memory manipulation instruction. Figure 20-5 shows the procedure for checking a reset source.




Figure 20-5. Example of Procedure for Checking Reset Source

CHAPTER 21 POWER-ON-RESET CIRCUIT

21.1 Functions of Power-on-reset Circuit

The power-on-reset circuit (POR) has the following functions.

- Generates internal reset signal at power on.
 The reset signal is released when the supply voltage (VDD) exceeds the detection voltage (VPOR). Note that the reset state must be retained until the operating voltage becomes in the range defined in 30.4 or 31.4 AC Characteristics.
 This is done by utilizing the voltage detection circuit or controlling the externally input reset signal.
- Compares supply voltage (VDD) and detection voltage (VPDR), generates internal reset signal when VDD < VPDR. Note that, after power is supplied, this LSI should be placed in the STOP mode, or in the reset state by utilizing the voltage detection circuit or externally input reset signal, before the operation voltage falls below the range defined in 30.4 or 31.4 AC Characteristics. When restarting the operation, make sure that the operation voltage has returned within the range of operation.

Caution If an internal reset signal is generated in the power-on-reset circuit, the reset control flag register (RESF) is cleared.

- Remarks 1. The RL78 microcontroller incorporates multiple hardware functions that generate an internal reset signal. A flag that indicates the reset source is located in the reset control flag register (RESF) for when an internal reset signal is generated by the watchdog timer (WDT), voltage-detector (LVD), illegal instruction execution, RAM parity error, or illegal-memory access. The RESF register is not cleared to 00H and the flag is set to 1 when an internal reset signal is generated by the watchdog timer (WDT), voltage-detector (LVD), illegal instruction execution, RAM parity error, or illegal-memory access. For details of the RESF register, see CHAPTER 20 RESET FUNCTION.
 - 2. VPOR: POR power supply rise detection voltage

VPDR: POR power supply fall detection voltage

For details, see 30.6.3 or 31.6.3 POR circuit characteristics.

21.2 Configuration of Power-on-reset Circuit

The block diagram of the power-on-reset circuit is shown in Figure 21-1.

V_{DD}
Internal reset signal
Reference
voltage
source

Figure 21-1. Block Diagram of Power-on-reset Circuit

21.3 Operation of Power-on-reset Circuit

The timing of generation of the internal reset signal by the power-on-reset circuit and voltage detector is shown below.

(when X1 oscillation

CPU Operation stops

Internal reset signal

Normal operation (high-speed on-chip oscillator clock) Note 2

Reset processing time when




Figure 21-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (1/3)

Notes 1. The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed on-chip oscillator clock.

Normal operation (high-speed

2. The high-speed on-chip oscillator clock and a high-speed system clock or subsystem clock can be selected as the CPU clock. To use the X1 clock, use the oscillation stabilization time counter status register (OSTC) to confirm the lapse of the oscillation stabilization time. To use the XT1 clock, use the timer function for confirmation of the lapse of the stabilization time.

Reset period (oscillation

3. The time until normal operation starts includes the following reset processing time when the external reset is released (release from the first external reset following release from the POR state) after the RESET signal is driven high (1) as well as the voltage stabilization wait time after VPOR (1.51 V, typ.) is reached. Reset processing time when the external reset is released is shown below.

Release from the first external reset following release from the POR state:

0.672 ms (typ.), 0.832 ms (max.) (when the LVD is in use)

0.399 ms (typ.), 0.519 ms (max.) (when the LVD is off)

Reset processing time when external reset

is released.

4. Reset times in cases of release from an external reset other than the above are listed below.

Release from the reset state for external resets other than the above case:

0.531 ms (typ.), 0.675 ms (max.) (when the LVD is in use)

0.259 ms (typ.), 0.362 ms (max.) (when the LVD is off)


5. After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 30.4 or 31.4 AC Characteristics. This is done by controlling the externally input reset signal. After power supply is turned off, this LSI should be placed in the STOP mode, or in the reset state by utilizing the voltage detection circuit or externally input reset signal, before the voltage falls below the operating range. When restarting the operation, make sure that the operation voltage has returned within the range of operation.


Remark VPOR: POR power supply rise detection voltage

VPDR: POR power supply fall detection voltage

Caution For power-on reset, be sure to use the externally input reset signal on the RESET pin when the LVD is off. For details, see CHAPTER 22 VOLTAGE DETECTOR.

Figure 21-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (2/3)





- **Notes 1.** The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed onchip oscillator clock.
 - 2. The high-speed on-chip oscillator clock and a high-speed system clock or subsystem clock can be selected as the CPU clock. To use the X1 clock, use the oscillation stabilization time counter status register (OSTC) to confirm the lapse of the oscillation stabilization time. To use the XT1 clock, use the timer function for confirmation of the lapse of the stabilization time.
 - 3. After the first interrupt request signal (INTLVI) is generated, the LVIL and LVIMD bits of the voltage detection level register (LVIS) are automatically set to 1. After INTLVI is generated, the initial settings should be made by software after the required save processing if the supply voltage might return to the high voltage detection level (VLVDH) or higher without falling below the low voltage detection level (VLVDL).
 - **4.** The time until normal operation starts includes the following LVD reset processing time after the LVD detection level (VLVDH) is reached as well as the voltage stabilization wait + POR reset processing time after the VPOR (1.51 V, typ.) is reached.


LVD reset processing time: 0 ms to 0.0701 ms (max.)

Remark VLVDH, VLVDL: LVD detection voltage

VPOR: POR power supply rise detection voltage
VPDR: POR power supply fall detection voltage

Figure 21-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (3/3)





- **Notes 1.** The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed onchip oscillator clock.
 - 2. The high-speed on-chip oscillator clock and a high-speed system clock or subsystem clock can be selected as the CPU clock. To use the X1 clock, use the oscillation stabilization time counter status register (OSTC) to confirm the lapse of the oscillation stabilization time. To use the XT1 clock, use the timer function for confirmation of the lapse of the stabilization time.
 - 3. The time until normal operation starts includes the following LVD reset processing time after the LVD detection level (VLVD) is reached as well as the voltage stabilization wait + POR reset processing time after the VPOR (1.51 V, typ.) is reached.
 - LVD reset processing time: 0 ms to 0.0701 ms (max.)
 - 4. When the power supply voltage is below the lower limit for operation and the power supply voltage is then restored after an internal reset is generated only by the voltage detector (LVD), the following LVD reset processing time is required after the LVD detection level (VLVD) is reached.

LVD reset processing time: 0.0511 ms (typ.), 0.0701 ms (max.)

Remark VPOR: POR power supply rise detection voltage

VPDR: POR power supply fall detection voltage

CHAPTER 22 VOLTAGE DETECTOR

22.1 Functions of Voltage Detector

The operation mode and detection voltages (VLVDH, VLVDL, VLVD) for the voltage detector is set by using the option byte (000C1H).

The voltage detector (LVD) has the following functions.

- The LVD circuit compares the supply voltage (VDD) with the detection voltage (VLVDH, VLVDL), and generates an internal reset or internal interrupt signal.
- The detection level for the power supply detection voltage (VLVDH, VLVDL) can be selected by using the option byte as one of 14 levels (For details, see **CHAPTER 25 OPTION BYTE**).
- · Operable in STOP mode.
- After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 30.4 or 31.4 AC Characteristics. This is done by utilizing the voltage detector or controlling the externally input reset signal. After the power supply is turned off, this LSI should be placed in the STOP mode, or placed in the reset state by utilizing the voltage detector or controlling the externally input reset signal before the voltage falls below the operating range. The range of operating voltage varies with the setting of the user option byte (000C2H).
- (a) Interrupt & reset mode (option byte LVIMDS1, LVIMDS0 = 1, 0)

 The two detection voltages (VLVDH, VLVDL) are selected by the option byte 000C1H. The high-voltage detection level (VLVDH) is used for releasing resets and generating interrupts. The low-voltage detection level (VLVDL) is used for generating resets.
- (b) Reset mode (option byte LVIMDS1, LVIMDS0 = 1, 1)
 The detection voltage (V_{LVD}) selected by the option byte 000C1H is used for generating/releasing resets.
- (c) Interrupt mode (option byte LVIMDS1, LVIMDS0 = 0, 1)

 The detection voltage (V_{LVD}) selected by the option byte 000C1H is used for releasing resets/generating interrupts.

The reset and internal interrupt signals are generated in each mode as follows.

Interrupt & reset mode	Reset mode	Interrupt mode
(LVIMDS1, LVIMDS0 = 1, 0)	(LVIMDS1, LVIMDS0 = 1, 1)	(LVIMDS1, LVIMDS0 = 0, 1)
Generates an interrupt request signal by detecting V _{DD} < V _{LVDH} when the operating voltage falls, and an internal reset by detecting V _{DD} < V _{LVDL} . Releases an internal reset by detecting V _{DD} ≥ V _{LVDH} .	Releases an internal reset by detecting $V_{DD} \ge V_{LVD}$. Generates an interrupt reset by detecting $V_{DD} < V_{LVD}$.	Retains the state of an internal reset by the LVD immediately after a reset until $V_{DD} \ge V_{LVD}$. Releases the LVD internal reset by detecting $V_{DD} \ge V_{LVD}$. Generates an interrupt request signal (INTLVI) by detecting $V_{DD} < V_{LVD}$ or $V_{DD} \ge V_{LVD}$ after the LVD internal reset is released.

While the voltage detector is operating, whether the supply voltage is more than or less than the detection level can be checked by reading the voltage detection flag (LVIF: bit 0 of the voltage detection register (LVIM)).

Bit 0 (LVIRF) of the reset control flag register (RESF) is set to 1 if reset occurs. For details of the RESF register, see **CHAPTER 20 RESET FUNCTION**.

22.2 Configuration of Voltage Detector

The block diagram of the voltage detector is shown in Figure 22-1.

N-ch - Internal reset signal Voltage detection level selector Controller Selector ► INTLVI Reference voltage source Option byte (000C1H) LVIS1, LVIS0 LVIOMSK LVISEN LVIMD LVILV Option byte (000C1H) Voltage detection Voltage detection VPOC2 to VPOC0 level register (LVIS) register (LVIM) Internal bus

Figure 22-1. Block Diagram of Voltage Detector

22.3 Registers Controlling Voltage Detector

The voltage detector is controlled by the following registers.

- Voltage detection register (LVIM)
- Voltage detection level register (LVIS)

22.3.1 Voltage detection register (LVIM)

This register is used to specify whether to enable or disable rewriting the voltage detection level register (LVIS), as well as to check the LVD output mask status.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 22-2. Format of Voltage Detection Register (LVIM)

Address: FFFA9H		After reset: 00H Note 1		R/W Note 2					
Symbol	<7>	6	5	4	3	2	<1>	<0>	
LVIM	LVISEN	0	0	0	0	0	LVIOMSK	LVIF	l
	Note 3								ĺ

LVISEN Note 3	Specification of whether to enable or disable rewriting the voltage detection level register (LVIS)
0	Disabling of rewriting the LVIS register (LVIOMSK = 0 (Mask of LVD output is invalid)
1	Enabling of rewriting the LVIS register Note 3 (LVIOMSK = 1 (Mask of LVD output is valid)

LVIOMSK	Mask status flag of LVD output					
0	Mask of LVD output is invalid					
1	Mask of LVD output is valid Note 4					

LVIF	Voltage detection flag
0	Supply voltage (V _{DD}) ≥ detection voltage (V _{LVD}), or when LVD is off
1	Supply voltage (V _{DD}) < detection voltage (V _{LVD})

Notes 1. The reset value changes depending on the reset source.

If the LVIS register is reset by LVD, it is not reset but holds the current value. In other reset, LVISEN is cleared to 0.

- 2. Bits 0 and 1 are read-only.
- 3. LVISEN and LVIOMSK can only be set in the interrupt & reset mode (option byte LVIMDS1, LVIMDS0 = 1, 0). Do not change the initial value in other modes.
- **4.** LVIOMSK bit is only automatically set to "1" during the following period and reset or interrupt by LVD is masked.
 - Period during LVISEN = 1
 - Waiting period from the time when LVD interrupt is generated until LVD detection voltage becomes stable
 - Waiting period from the time when the value of LVILV bit changes until LVD detection voltage becomes stable

22.3.2 Voltage detection level register (LVIS)

This register selects the voltage detection level.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation input sets this register to 00H/01H/81H Note1.

Figure 22-3. Format of Voltage Detection Level Select Register (LVIS)

Address: I	FFFAAH A	After reset: 00H	H/01H/81H Note	¹ R/W				
Symbol	<7>	6	5	4	3	2	1	<0>
LVIS	LVIMD	0	0	0	0	0	0	LVILV

	LVIMD Note 2	Operation mode of voltage detection
	0	Interrupt mode
Ī	1	Reset mode

LVILV Note 2	LVD detection level					
0	High-voltage detection level (VLVDH)					
1	Low-voltage detection level (VLVDL or VLVDL)					

Notes 1. The reset value changes depending on the reset source and the setting of the option byte. This register is not cleared (00H) by LVD reset.

The generation of reset signal other than an LVD reset sets as follows.

- When option byte LVIMDS1, LVIMDS0 = 1, 0: 00H
- When option byte LVIMDS1, LVIMDS0 = 1, 1: 81H
- When option byte LVIMDS1, LVIMDS0 = 0, 1: 01H
- 2. Writing "0" can only be allowed in the interrupt & reset mode (option byte LVIMDS1, LVIMDS0 = 1, 0). Do not set LVIMD and LVILV in other cases. The value is switched automatically when reset or interrupt is generated in the interrupt & reset mode.

Cautions 1. Rewrite the value of the LVIS register according to Figures 22-7 and 22-8.

 Specify the LVD operation mode and detection voltage (VLVDH, VLVDL, VLVD) of each mode by using the option byte 000C1H. Table 22-1 shows the format of the user option byte (000C1H). For details about the option byte, see CHAPTER 25 OPTION BYTE.

Figure 22-4. LVD Operation Mode and Detection Voltage Settings for User Option Byte (000C1H) (1/2)

Address: 000C1H

7	6	5	4	3	2	1	0
VPOC2	VPOC1	VPOC0	1	LVIS1	LVIS0	LVIMDS1	LVIMDS0

• LVD setting (interrupt & reset mode)

Detection voltage		Option byte setting value							
VLVDH VLVDL		VPOC2	VPOC2 VPOC1		LVIS1	LVIS0	Mode setting		
Rising edge	Falling edge	Falling edge						LVIMDS1	LVIMDS0
1.77 V	1.73 V	1.63 V	0	0	0	1	0	1	0
1.88 V	1.84 V					0	1		
2.92 V	2.86 V					0	0		
1.98 V	1.94 V	1.84 V		0	1	1	0		
2.09 V	2.04 V					0	1		
3.13 V	3.06 V					0	0		
2.61 V	2.55 V	2.45 V		1	0	1	0		
2.71 V	2.65 V					0	1		
3.75 V	3.67 V					0	0		
2.92 V	2.86 V	2.75 V		1	1	1	0		
3.02 V	2.96 V					0	1		
4.06 V	3.98 V					0	0		
	_		Setting of val	ues other than	above is prohi	bited.			

• LVD setting (reset mode)

Detection voltage		3)		Opt	ion byte setting	g value		
V _{LVD}		VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	Mode	setting
Rising edge	Falling edge						LVIMDS1	LVIMDS0
1.67 V	1.63 V	0	0	0	1	1	1	1
1.77 V	1.73 V		0	0	1	0		
1.88 V	1.84 V		0	1	1	1		
1.98 V	1.94 V		0	1	1	0		
2.09 V	2.04 V		0	1	0	1		
2.50 V	2.45 V		1	0	1	1		
2.61 V	2.55 V		1	0	1	0		
2.71 V	2.65 V		1	0	0	1		
2.81 V	2.75 V		1	1	1	1		
2.92 V	2.86 V		1	1	1	0		
3.02 V	2.96 V		1	1	0	1		
3.13 V	3.06 V		0	1	0	0		
3.75 V	3.67 V		1	0	0	0		
4.06 V	3.98 V		1	1	0	0		
-	=	Setting of val	ues other than	above is prohil	oited.			

Caution Be sure to set bit 4 to 1.

Figure 22-4. LVD Operation Mode and Detection Voltage Settings for User Option Byte (000C1H) (2/2)

Address: 000C1H

7	6	5	4	3	2	1	0
VPOC2	VPOC1	VPOC0	1	LVIS1	LVIS0	LVIMDS1	LVIMDS0

• LVD setting (interrupt mode)

Detection voltage		Option byte setting value								
V _{LVD}		VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	Mode setting			
Rising edge	Falling edge						LVIMDS1	LVIMDS0		
1.67 V	1.63 V	0	0	0	1	1	0	1		
1.77 V	1.73 V		0	0	1	0				
1.88 V	1.84 V		0	1	1	1				
1.98 V	1.94 V		0	1	1	0				
2.09 V	2.04 V		0	1	0	1				
2.50 V	2.45 V		1	0	1	1				
2.61 V	2.55 V		1	0	1	0				
2.71 V	2.65 V		1	0	0	1				
2.81 V	2.75 V		1	1	1	1				
2.92 V	2.86 V		1	1	1	0				
3.02 V	2.96 V		1	1	0	1				
3.13 V	3.06 V		0	1	0	0				
3.75 V	3.67 V		1	0	0	0				
4.06 V	3.98 V		1	1	0	0				
-	-	Setting of val	etting of values other than above is prohibited.							

• LVD off (use of external reset input via RESET pin)

Detection voltage		Option byte setting value								
V _{LVD}		VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	Mode setting			
Rising edge	Falling edge						LVIMDS1	LVIMDS0		
_	-	1	×	×	×	×	0/1	1		
_		Setting of values other than above is prohibited.								

Cautions 1. Be sure to set bit 4 to 1.

2. After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 30.4 or 31.4 AC Characteristics. This is done by utilizing the voltage detector or controlling the externally input reset signal. After the power supply is turned off, this LSI should be placed in the STOP mode, or placed in the reset state by utilizing the voltage detector or controlling the externally input reset signal, before the voltage falls below the operating range. The range of operating voltage varies with the setting of the user option byte (000C2H).

Remarks 1. x: don't care

- 2. For details on the LVD circuit, see CHAPTER 22 VOLTAGE DETECTOR.
- 3. The detection voltage is a TYP. value. For details, see 30.6.4 or 31.6.4 LVD circuit characteristics.

22.4 Operation of Voltage Detector

22.4.1 When used as reset mode

Specify the operation mode (the reset mode (LVIMDS1, LVIMDS0 = 1, 1)) and the detection voltage (V_{LVD}) by using the option byte 000C1H.

The operation is started in the following initial setting state when the reset mode is set.

- Bit 7 (LVISEN) of the voltage detection register (LVIM) is set to 0 (disable rewriting of voltage detection level register (LVIS))
- The initial value of the voltage detection level select register (LVIS) is set to 81H. Bit 7 (LVIMD) is 1 (reset mode).
 - Bit 0 (LVILV) is 1 (low-voltage detection level: VLVD).
- Operation in LVD reset mode

In the reset mode (option byte LVIMDS1, LVIMDS0 = 1, 1), the state of an internal reset by LVD is retained until the supply voltage (V_{DD}) exceeds the voltage detection level (V_{LVD}) after power is supplied. The internal reset is released when the supply voltage (V_{DD}) exceeds the voltage detection level (V_{LVD}).

At the fall of the operating voltage, an internal reset by LVD is generated when the supply voltage (V_{DD}) falls below the voltage detection level (V_{LVD}).

Figure 22-5 shows the timing of the internal reset signal generated in the LVD reset mode.




Figure 22-5. Timing of Voltage Detector Internal Reset Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 1)

Remark VPOR: POR power supply rise detection voltage VPDR: POR power supply fall detection voltage

22.4.2 When used as interrupt mode

Specify the operation mode (the interrupt mode (LVIMDS1, LVIMDS0 = 0, 1)) and the detection voltage (V_{LVD}) by using the option byte 000C1H.

The operation is started in the following initial setting state when the interrupt mode is set.

- Bit 7 (LVISEN) of the voltage detection register (LVIM) is set to 0 (disable rewriting of voltage detection level register (LVIS))
- The initial value of the voltage detection level select register (LVIS) is set to 01H.
 Bit 7 (LVIMD) is 0 (interrupt mode).
 Bit 0 (LVILV) is 1 (low-voltage detection level: VLVD).

· Operation in LVD interrupt mode

In the interrupt mode (option byte LVIMDS1, LVIMDS0 = 0, 1), the state of an internal reset by LVD is retained immediately after a reset until the supply voltage (V_{DD}) exceeds the voltage detection level (V_{LVD}). The internal reset is released when the supply voltage (V_{DD}) exceeds the voltage detection level (V_{LVD}).

After the LVD internal reset is released, an interrupt request signal (INTLVI) by the LVD is generated when the supply voltage (VDD) exceeds the voltage detection level (VLVD).

When the voltage falls, this LSI should be placed in the STOP mode, or placed in the reset state by controlling the externally input reset signal, before the voltage falls below the operating voltage range defined in **30.4** or **31.4** AC Characteristics. When restarting the operation, make sure that the operation voltage has returned within the range of operation.

Figure 22-6 shows the timing of the interrupt request signal generated in the LVD interrupt mode.




Figure 22-6. Timing of Voltage Detector Internal Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 0, 1)

Notes 1. The LVIMK flag is set to "1" by reset signal generation.

2. When the voltage falls, this LSI should be placed in the STOP mode, or placed in the reset state by controlling the externally input reset signal, before the voltage falls below the operating voltage range defined in 30.4 or 31.4 AC Characteristics. When restarting the operation, make sure that the operation voltage has returned within the range of operation.

Remark VPOR: POR power supply rise detection voltage

VPDR: POR power supply fall detection voltage

22.4.3 When used as interrupt and reset mode

· When starting operation

Specify the operation mode (the interrupt and reset (LVIMDS1, LVIMDS0 = 1, 0)) and the detection voltage (V_{LVDH} , V_{LVDL}) by using the option byte 000C1H.

The operation is started in the following initial setting state when the interrupt & reset mode is set.

- Bit 7 (LVISEN) of the voltage detection register (LVIM) is set to 0 (disable rewriting of voltage detection level register (LVIS))
- The initial value of the voltage detection level select register (LVIS) is set to 00H.
 Bit 7 (LVIMD) is 0 (interrupt mode).
 Bit 0 (LVILV) is 0 (high-voltage detection level: VLVDH).
- Operation in LVD interrupt & reset mode

In the interrupt & reset mode (option byte LVIMDS1, LVIMDS0 = 1, 0), the state of an internal reset by LVD is retained until the supply voltage (V_{DD}) exceeds the high-voltage detection level (V_{LVDH}) after power is supplied. The internal reset is released when the supply voltage (V_{DD}) exceeds the high-voltage detection level (V_{LVDH}). An interrupt request signal by LVD (INTLVI) is generated and arbitrary save processing is performed when the supply voltage (V_{DD}) falls below the high-voltage detection level (V_{LVDH}). After that, an internal reset by LVD is generated when the supply voltage (V_{DD}) falls below the low-voltage detection level (V_{LVDL}). After INTLVI is generated, an interrupt request signal is not generated even if the supply voltage becomes equal to or higher than the high-voltage detection voltage (V_{LVDH}) without falling below the low-voltage detection voltage (V_{LVDL}). To use the LVD reset & interrupt mode, perform the processing according to Figure 22-8 Processing Procedure After an Interrupt Is Generated and Figure 22-9 Initial Setting of Interrupt and Reset Mode.

Figure 22-7 shows the timing of the internal reset signal and interrupt signal generated in the LVD interrupt & reset mode.

If a reset is not generated after releasing the mask, determine that a condition of V_{DD} becomes V_{DD} \geq V_{LVDH}, clear LVIMD bit to 0, and the MCU shift to normal operation. Supply voltage (VDD) VLVDH V_{LVDL} Lower limit of operation voltage Vpor = 1.51 V (TYP.) VPDR = 1.50 V (TYP.) Time LVIMK flag (set by software) H^{Note 1} Cleared by software Cleared by Wait for stabilization by software (400 μs or 5 clocks of fill) $^{\text{Note 3}}$ Normal operation software Normal Save Normal Operation status RESET RESET Save processing Cleared LVIF flag LVISEN flag (set by software) LVIOMSK flag LVIMD flag Cleared by software Note LVILV flag Cleared by software Note 2 LVIRF flag Cleared LVD reset signal POR reset signal Internal reset signal INTLVI LVIIF flag

Figure 22-7. Timing of Voltage Detector Reset Signal and Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 0) (1/2)

(Notes and Remark are listed on the next page.)

- **Notes 1.** The LVIMK flag is set to "1" by reset signal generation.
 - 2. After an interrupt is generated, perform the processing according to Figure 22-8 Processing Procedure After an Interrupt Is Generated.
 - 3. After a reset is released, perform the processing according to Figure 22-9 Initial Setting of Interrupt and Reset Mode.

Remark VPOR: POR power supply rise detection voltage

VPDR: POR power supply fall detection voltage

When a condition of V_{DD} is $V_{DD} < V_{LVIH}$ after releasing the mask, a reset is generated because of LVIMD = 1 (reset mode). Supply voltage (VDD) VLVDL Lower limit of operation voltage VPOR = 1.51 V (TYP.) VPDR = 1.50 V (TYP.) Time LVIMK flag (set by software) Cleared by software Cleared by software Wait for stabilization by software (400 μs or 5 clocks of $f \iota \iota)^{\,Note \, 3}$ Normal Save Normal RESET RESET Operation status RESET operation Save processing Cleared LVIF flag LVISEN flag (set by software) LVIOMSK flag LVIMD flag Cleared by software Note 3 LVILV flag Cleared by software Note 2 LVIRF flag Cleared LVD reset signal POR reset signal Internal reset signal INTLVI LVIIF flag


Figure 22-7. Timing of Voltage Detector Reset Signal and Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 0) (2/2)

(Notes and Remark are listed on the next page.)

- Notes 1. The LVIMK flag is set to "1" by reset signal generation.
 - 2. After an interrupt is generated, perform the processing according to Figure 22-8 Processing Procedure After an Interrupt Is Generated.
 - 3. After a reset is released, perform the processing according to Figure 22-9 Initial Setting of Interrupt and Reset Mode.

Remark VPOR: POR power supply rise detection voltage VPDR: POR power supply fall detection voltage

Figure 22-8. Processing Procedure After an Interrupt Is Generated



When setting an interrupt and reset mode (LVIMDS1, LVIMDS0 = 1, 0), voltage detection stabilization wait time for 400 μ s or 5 clocks of fill is necessary after LVD reset is released (LVIRF = 1). After waiting until voltage detection stabilizes, (0) clear the LVIMD bit for initialization. While voltage detection stabilization wait time is being counted and when the LVIMD bit is rewritten, set LVISEN to 1 to mask a reset or interrupt generation by LVD.

Figure 22-9 shows the procedure for initial setting of interrupt and reset mode.

Power application Check reset source See Figure 20-5 Example of Procedure for Checking Reset Source. No LVIRF = 1? Check internal reset generation by LVD circuit Yes Set the LVISEN bit to 1 to mask voltage detection LVISEN = 1 (LVIOMSK = 1)Voltage detection stabilization Count 400 µs or 5 clocks of f_{IL} by software. wait time Set the LVIMD bit to 0 to set interrupt mode. LVIMD = 0Set the LVISEN bit to 0 to enable voltage detection. LVISEN = 0 Normal operation

Figure 22-9. Initial Setting of Interrupt and Reset Mode

Remark fil: Low-speed on-chip oscillator clock frequency

22.5 Cautions for Voltage Detector

(1) Voltage fluctuation when power is supplied


In a system where the supply voltage (VDD) fluctuates for a certain period in the vicinity of the LVD detection voltage, the system may be repeatedly reset and released from the reset status. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.

<Action>

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports.

Figure 22-10. Example of Software Processing If Supply Voltage Fluctuation is 50 ms or Less in Vicinity of LVD

Detection Voltage



Note If reset is generated again during this period, initialization processing <2> is not started.


Remark m = 0n = 0 to 7

(2) Delay from the time LVD reset source is generated until the time LVD reset has been generated or released

There is some delay from the time supply voltage $(V_{DD}) < LVD$ detection voltage (V_{LVD}) until the time LVD reset has been generated.

In the same way, there is also some delay from the time LVD detection voltage $(V_{LVD}) \le supply$ voltage (V_{DD}) until the time LVD reset has been released (see **Figure 22-11**).

Figure 22-11. Delay from the time LVD reset source is generated until the time LVD reset has been generated or released



<1>: Detection delay (300 μ s (MAX.))

(3) Power on when LVD is off

Use the external rest input via the $\overline{\text{RESET}}$ pin when the LVD is off.

For an external reset, input a low level for 10 μ s or more to the \overline{RESET} pin. To perform an external reset upon power application, input a low level to the \overline{RESET} pin, turn power on, continue to input a low level to the pin for 10 μ s or more within the operating voltage range shown in **30.4** or **31.4 AC Characteristics**, and then input a high level to the pin.

(4) Operating voltage fall when LVD is off or LVD interrupt mode is selected

When the operating voltage falls with the LVD is off or with the LVD interrupt mode is selected, this LSI should be placed in the STOP mode, or placed in the reset state by controlling the externally input reset signal, before the voltage falls below the operating voltage range defined in **30.4** or **31.4 AC Characteristics**. When restarting the operation, make sure that the operation voltage has returned within the range of operation.

CHAPTER 23 SAFETY FUNCTIONS

23.1 Overview of Safety Functions

The following safety functions are provided in the RL78/L12 to comply with the IEC60730 safety standard.

These functions enable the microcontroller to self-diagnose abnormalities and stop operating if an abnormality is detected.

(1) Flash memory CRC operation function (high-speed CRC, general-purpose CRC)

This detects data errors in the flash memory by performing CRC operations.

Two CRC functions are provided in the RL78/L12 that can be used according to the application or purpose of use.

- High-speed CRC: The CPU can be stopped and a high-speed check executed on its entire code flash memory area during the initialization routine.
- General CRC: This can be used for checking various data in addition to the code flash memory area while the CPU is running.

Caution The high-speed CRC function cannot be used in products with an 8 KB code flash memory (R5F10RB8, R5F10RF8, R5F10RG8, and R5F10RJ8).

(2) RAM parity error detection function

This detects parity errors when reading RAM data.

(3) RAM guard function

This prevents RAM data from being rewritten when the CPU freezes.

(4) SFR guard function

This prevents SFRs from being rewritten when the CPU freezes.

(5) Invalid memory access detection function

This detects illegal accesses to invalid memory areas (such as areas where no memory is allocated and areas to which access is restricted).

(6) Frequency detection function

This function allows a self-check of the CPU/peripheral hardware clock frequencies using the timer array unit.

(7) A/D test function

This is used to perform a self-check of the A/D converter by performing A/D conversion of the A/D converter's positive and negative reference voltages, analog input channel (ANI), temperature sensor output voltage, and internal reference voltage.

Remark For usage examples of the safety functions complying with the IEC60730 safety standards, refer to the RL78 MCU series IEC60730/60335 self-test library application notes (R01AN1062 and R01AN1296).

23.2 Registers Used by Safety Functions

The safety functions use the following registers for each function.

Register	Each Function of Safety Function		
Flash memory CRC control register (CRC0CTL) Flash memory CRC operation result register (PGCRCL)	Flash memory CRC operation function (high-speed CRC)		
CRC input register (CRCIN) CRC data register (CRCD)	CRC operation function (general-purpose CRC)		
RAM parity error control register (RPECTL)	RAM parity error detection function		
Invalid memory access detection control register (IAWCTL)	RAM guard function		
	SFR guard function		
	Invalid memory access detection function		
Timer input select register 0 (TIS0)	Frequency detection function		
A/D test register (ADTES)	A/D test function		

The content of each register is described in 23.3 Operation of Safety Functions.

23.3 Operation of Safety Functions

23.3.1 Flash memory CRC operation function (high-speed CRC)

The IEC60730 standard mandates the checking of data in the flash memory, and recommends using CRC to do it. The high-speed CRC provided in the RL78/L12 can be used to check the entire code flash memory area during the initialization routine. The high-speed CRC can be executed only when the program is allocated on the RAM and in the HALT mode of the main system clock.

The high-speed CRC performs an operation by reading 32-bit data per clock from the flash memory while stopping the CPU. This function therefore can finish a check in a shorter time (for example, 512 μ s@24 MHz with 64-KB flash memory). The CRC generator polynomial used complies with "X¹⁶ + X¹² + X⁵ + 1" of CRC-16-CCITT.

The high-speed CRC operates in MSB first order from bit 31 to bit 0.

- Cautions 1. The high-speed CRC function cannot be used in products with an 8 KB code flash memory (R5F10RB8, R5F10RF8, R5F10RG8, and R5F10RJ8).
 - 2. The CRC operation result might differ during on-chip debugging because the monitor program is allocated.

Remark The operation result is different between the high-speed CRC and the general CRC, because the general CRC operates in LSB first order.

23.3.1.1 Flash memory CRC control register (CRC0CTL)

This register is used to control the operation of the high-speed CRC ALU, as well as to specify the operation range.

The CRC0CTL register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 23-1. Format of Flash Memory CRC Control Register (CRC0CTL)

Address: F0	02F0H After	reset: 00H F	R/W					
Symbol	<7>	6	5	4	3	2	1	0
CRC0CTL	CRC0EN	0	FEA5	FEA4	FEA3	FEA2	FEA1	FEA0

CRC0EN	Control of CRC ALU operation		
0	Stop the operation.		
1	itart the operation according to HALT instruction execution.		

FEA5	FEA4	FEA3	FEA2	FEA1	FEA0	High-speed CRC operation range
0	0	0	0	0	0	0000H to 3FFBH (16 K to 4 bytes)
0	0	0	0	0	1	0000H to 7FFBH (32 K to 4 bytes)
		Other than	Setting prohibited			

Remark Input the expected CRC operation result value to be used for comparison in the lowest 4 bytes of the flash memory. Note that the operation range will thereby be reduced by 4 bytes.

23.3.1.2 Flash memory CRC operation result register (PGCRCL)

This register is used to store the high-speed CRC operation results.

The PGCRCL register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Figure 23-2. Format of Flash Memory CRC Operation Result Register (PGCRCL)


Address: F0	02F2H After	reset: 0000H	R/W						
Symbol	15	14	13	12	11	10	9	8	
PGCRCL	PGCRC15	PGCRC14	PGCRC13	PGCRC12	PGCRC11	PGCRC10	PGCRC9	PGCRC8	
	7	6	5	4	3	2	1	0	
	PGCRC7	PGCRC6	PGCRC5	PGCRC4	PGCRC3	PGCRC2	PGCRC1	PGCRC0	
	PGCRC15 to PGCRC0 High-speed CRC operation results								
	0000H to	FFFFH	Store the high-speed CRC operation results.						

Caution The PGCRCL register can only be written if CRC0EN (bit 7 of the CRC0CTL register) = 1.

Figure 23-3 shows the flowchart of flash memory CRC operation function (high-speed CRC).

<Operation flow>

Figure 23-3. Flowchart of Flash Memory CRC Operation Function (High-speed CRC)



- Cautions 1. The CRC operation is executed only on the code flash.
 - 2. Store the expected CRC operation value in the area below the operation range in the code flash.
 - The CRC operation is enabled by executing the HALT instruction in the RAM area.Be sure to execute the HALT instruction in RAM area.


The expected CRC value can be calculated by using the Integrated Development Environment CubeSuite+. See the Integrated Development Environment CubeSuite+ user's manual for details.

23.3.2 CRC operation function (general-purpose CRC)

In the RL78/L12, a general CRC operation can be executed as a peripheral function while the CPU is operating. The general CRC can be used for checking various data in addition to the code flash memory area. The data to be checked can be specified by using software (a user-created program). CRC calculation function in the HALT mode can be used only during the DMA transmission.

The general CRC operation can be executed in the main system clock operation mode as well as the subsystem clock operation mode.

The CRC generator polynomial used is " $X^{16} + X^{12} + X^5 + 1$ " of CRC-16-CCITT. The data to be input is inverted in bit order and then calculated to allow for LSB-first communication. For example, if the data 12345678H is sent from the LSB, values are written to the CRCIN register in the order of 78H, 56H, 34H, and 12H, enabling a value of 08F6H to be obtained from the CRCD register. This is the result obtained by executing a CRC operation on the bit rows shown below, which consist of the data 12345678H inverted in bit order.



Caution Because the debugger rewrites the software break setting line to a break instruction during program execution, the CRC operation result differs if a software break is set in the CRC operation target area.

23.3.2.1 CRC input register (CRCIN)


CRCIN register is an 8-bit register that is used to set the CRC operation data of general-purpose CRC.

The possible setting range is 00H to FFH.

The CRCIN register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 23-4. Format of CRC Input Register (CRCIN)



23.3.2.2 CRC data register (CRCD)

This register is used to store the CRC operation result of the general-purpose CRC.


The setting range is 0000H to FFFFH.

After 1 clock of CPU/peripheral hardware clock (fclk) has elapsed from the time CRCIN register is written, the CRC operation result is stored to the CRCD register.

The CRCD register can be set by a 16-bit memory manipulation instruction.

Reset signal generation clears this register to 0000H.

Figure 23-5. Format of CRC Data Register (CRCD)




Cautions 1. Read the value written to CRCD register before writing to CRCIN register.

2. If conflict between writing and storing operation result to CRCD register occurs, the writing is ignored.

<Operation flow>

Figure 23-6. CRC Operation Function (General-Purpose CRC)



23.3.3 RAM parity error detection function

The IEC60730 standard mandates the checking of RAM data. A single-bit parity bit is therefore added to all 8-bit data in the RL78/L12's RAM. By using this RAM parity error detection function, the parity bit is appended when data is written, and the parity is checked when the data is read. This function can also be used to trigger a reset when a parity error occurs.

23.3.3.1 RAM parity error control register (RPECTL)

This register is used to control parity error generation check bit and reset generation due to parity errors.

The RPECTL register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 23-7. Format of RAM Parity Error Control Register (RPECTL)

Address: Fo	00F5H After	reset: 00H R	/W					
Symbol	<7>	6	5	4	3	2	1	<0>
RPECTL	RPERDIS	0	0	0	0	0	0	RPEF

	RPERDIS	Parity error reset mask flag
ĺ	0	Enable parity error resets.
	1	Disable parity error resets.

RPEF	Parity error status flag
0	No parity error has occurred.
1	A parity error has occurred.

Caution The parity bit is appended when data is written, and the parity is checked when the data is read.

Therefore, while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed before reading data.

The RL78's CPU executes look-ahead due to the pipeline operation, the CPU might read an uninitialized RAM area that is allocated beyond the RAM used, which causes a RAM parity error.

Therefore, while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize the RAM area + 10 bytes when instructions are fetched from RAM areas.

Remarks 1. The parity error reset is enabled by default (RPERDIS = 0).

- 2. Even if the parity error reset is disabled (RPERDIS = 1), the RPEF flag will be set (1) if a parity error occurs. If parity error resets are enabled (RPERDIS = 0) with RPEF set to 1, a parity error reset is generated when the RPERDIS bit is cleared to 0.
- 3. The RPEF flag in the RPECTL register is set (1) when the RAM parity error occurs and cleared (0) by writing 0 to it or by any reset source. When RPEF = 1, the value is retained even if RAM for which no parity error has occurred is read.
- 4. The general registers are not included for RAM parity error detection.




Figure 23-8. Flowchart of RAM Parity Check

Note To check internal reset status using a RAM parity error, see CHAPTER 20 RESET FUNCTION.

23.3.4 RAM guard function

This RAM guard function is used to protect data in the specified memory space.

If the RAM guard function is specified, writing to the specified RAM space is disabled, but reading from the space can be carried out as usual.

23.3.4.1 Invalid memory access detection control register (IAWCTL)

This register is used to control the detection of invalid memory access and RAM/SFR guard function.

GRAM1 and GRAM0 bits are used in RAM guard function.

The IAWCTL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 23-9. Format of Invalid Memory Access Detection Control Register (IAWCTL)

Address: Fo	0078H After i	reset: 00H R	/W					
Symbol	7	6	5	4	3	2	1	0
IAWCTL	IAWEN	0	GRAM1	GRAM0	0	GPORT	GINT	GCSC

GRAM1	GRAM0	RAM guard space ^{Note}
0	0	Disabled. RAM can be written to.
0	1	The 128 bytes starting at the RAM address
1	0	The 256 bytes starting at the RAM address
1	1	The 512 bytes starting at the RAM address

Note The RAM start address differs depending on the size of the RAM provided with the product.

23.3.5 SFR guard function

This SFR guard function is used to protect data in the control registers used by the port function, interrupt function, clock control function, voltage detection function, and RAM parity error detection function.

If the SFR guard function is specified, writing to the specified SFRs is disabled, but reading from the SFRs can be carried out as usual.

23.3.5.1 Invalid memory access detection control register (IAWCTL)

This register is used to control the detection of invalid memory access and RAM/SFR guard function.

GPORT, GINT and GCSC bits are used in SFR guard function.

The IAWCTL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 23-10. Format of Invalid Memory Access Detection Control Register (IAWCTL)

Address: F	0078H After i	reset: 00H R	/W					
Symbol	7	6	5	4	3	2	1	0
IAWCTL	IAWEN	0	GRAM1	GRAM0	0	GPORT	GINT	GCSC

GPORT	Control registers of port function guard						
0	Disabled. Control registers of port function can be read or written to.						
1	Enabled. Writing to control registers of port function is disabled. Reading is enabled.						
	[Guarded SFR] PMxx, PUxx, PIMxx, POMxx, PMCxx, ADPC, PIOR, PFSEGxx, ISCLCD Note 1						

GINT	Registers of interrupt function guard
0	Disabled. Registers of interrupt function can be read or written to.
1	Enabled. Writing to registers of interrupt function is disabled. Reading is enabled.
	[Guarded SFR] IFxx, MKxx, PRxx, EGPx, EGNx

GCSC Notes 2	Control registers of clock control function, voltage detector and RAM parity error detection function guard
0	Disabled. Control registers of clock control function, voltage detector and RAM parity error detection function can be read or written to.
1	Enabled. Writing to control registers of clock control function, voltage detector and RAM parity error detection function is disabled. Reading is enabled. [Guarded SFR] CMC, CSC, OSTS, CKC, PERx, OSMC, LVIM, LVIS, RPECTL

Notes 1. Pxx (Port register) is not guarded.

2. Clear GCSC bit to 0, during self programming /serial programming.

23.3.6 Invalid memory access detection function

The IEC60730 standard mandates checking that the CPU and interrupts are operating correctly.

The illegal memory access detection function triggers a reset if a memory space specified as access-prohibited is accessed.

The illegal memory access detection function applies to the areas indicated by NG in Figure 23-11.




Figure 23-11. Invalid access detection area

Note The following table lists	the code hash memory, RAW,	and lowest detection address i	or each product.
Products	Code flash memory	RAM	Detected lowest address
	(00000H to xxxxxH)	(zzzzzH to FFEFFH)	for read/instruction fetch
			(execution) (yyyyyH)
R5F10Rx8 (x = B, F, G, J)	8192 × 8 bit	1024 × 8 bit	10000H
	(00000H to 01FFFH)	(FFB00H to FFEFFH)	
R5F10RxA ($x = B, F, G, J, L$)	16384 × 8 bit	1024 × 8 bit	10000H
	(00000H to 03FFFH)	(FFB00H to FFEFFH)	
R5F10RxC (x = B, F, G, J, L)	32768 × 8 bit	1536 × 8 bit	10000H
	(00000H to 07FFFH)	(FF900H to FFEFFH)	

23.3.6.1 Invalid memory access detection control register (IAWCTL)

This register is used to control the detection of invalid memory access and RAM/SFR guard function.

IAWEN bit is used in invalid memory access detection function.

The IAWCTL register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 23-12. Format of Invalid Memory Access Detection Control Register (IAWCTL)

Address: F0078H After reset: 00H R/W Symbol 0 5 4 2 IAWCTL **IAWEN** GRAM1 GRAM0 0 **GPORT GINT GCSC** 0

IAWEN Note	Control of invalid memory access detection			
0	Disable the detection of invalid memory access.			
1	nable the detection of invalid memory access.			

Note Only writing 1 to the IAWEN bit is enabled, not writing 0 to it after setting it to 1.

Remark By specifying WDTON = 1 for the option byte, the invalid memory access function is always enabled regardless of the setting for the IAWEN bit. (For details, see CHAPTER 25 OPTION BYTE.)

23.3.7 Frequency detection function


The IEC60730 standard mandates checking that the oscillation frequency is correct.

By using the CPU/peripheral hardware clock frequency (fclk) and measuring the pulse width of the input signal to channel 5 of the timer array unit 0 (TAU0), whether the proportional relationship between the two clock frequencies is correct can be determined. Note that, however, if one or both clock operations are completely stopped, the proportional relationship between the clocks cannot be determined.

<Clocks to be compared>

- <1> CPU/peripheral hardware clock frequency (fclk):
 - High-speed on-chip oscillator clock (fin)
 - High-speed system clock (fmx)
- <2> Input to channel 1 of the timer array unit
 - Timer input to channel 1 (TI01)
 - Low-speed on-chip oscillator clock (fil: 15 kHz (typ.))
 - Subsystem clock (fsub) Note

Figure 23-13. Configuration of Frequency Detection Function



<Operational overview>

Whether the clock frequency is correct or not can be judged by measuring the pulse interval under the following conditions:

- The high-speed on-chip oscillator clock (fih) or the external X1 oscillation clock (fmx) is selected as the CPU/peripheral hardware clock (fclk).
- The low-speed on-chip oscillator clock (f_{IL} 15 kHz) is selected as the timer input for channel 1 of timer array unit 0 (TAU0).

If input pulse interval measurement results in an abnormal value, it can be concluded that the clock frequency is abnormal.

For how to execute input pulse interval measurement, see 6.8.4 Operation as input pulse interval measurement.

Note Can only be selected in the products incorporating the subsystem clock.



23.3.7.1 Timer input select register 0 (TIS0)

This register is used to select the timer input of channel 1.

By selecting the low-speed on-chip oscillator clock for the timer input, its pulse width can be measured to determine whether the proportional relationship between the low-speed on-chip oscillator clock and the timer operation clock is correct.

The TIS0 register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 23-14. Format of Timer Input Select Register 0 (TIS0)

Address: F0074H After reset: 00H Symbol 7 6 5 3 2 1 0 4 TIS0 0 0 0 0 0 TIS02 TIS01 TIS00

TIS02	TIS01	TIS00	Selection of timer input used with channel 1		
0	0	0	Input signal of timer input pin (TI01)		
1	0	0	Low-speed on-chip oscillator clock (f⊩)		
1	0	1	Subsystem clock (fsub)		
Other than the above		ove	Setting prohibited		

23.3.8 A/D test function

The IEC60730 standard mandates testing the A/D converter. The A/D test function checks whether or not the A/D converter is operating normally by executing A/D conversions of the A/D converter's positive and negative reference voltages, analog input channel (ANI), temperature sensor output voltage, and the internal reference voltage. For details of the check method, see the safety function (A/D test) application note (R01AN0955).

The analog multiplexer can be checked using the following procedure.

- <1> Select the ANIx pin for A/D conversion using the ADTES register (ADTES1 = 0, ADTES0 = 0).
- <2> Perform A/D conversion for the ANIx pin (conversion result 1-1).
- <3> Select the A/D converter's negative reference voltage for A/D conversion using the ADTES register (ADTES1 = 1, ADTES0 = 0)
- <4> Perform A/D conversion of the negative reference voltage of the A/D converter (conversion result 2-1).
- <5> Select the ANIx pin for A/D conversion using the ADTES register (ADTES1 = 0, ADTES0 = 0).
- <6> Perform A/D conversion for the ANIx pin (conversion result 1-2).
- <7> Select the A/D converter's positive reference voltage for A/D conversion using the ADTES register (ADTES1 = 1, ADTES0 = 1)
- <8> Perform A/D conversion of the positive reference voltage of the A/D converter (conversion result 2-2).
- <9> Select the ANIx pin for A/D conversion using the ADTES register (ADTES1 = 0, ADTES0 = 0).
- <10> Perform A/D conversion for the ANIx pin (conversion result 1-3).
- <11> Check that the conversion results 1-1, 1-2, and 1-3 are equal.
- <12> Check that the A/D conversion result 2-1 is all zero and conversion result 2-2 is all one.

Using the procedure above can confirm that the analog multiplexer is selected and all wiring is connected.

- **Remarks 1.** If the analog input voltage is variable during A/D conversion in steps <1> to <10> above, use another method to check the analog multiplexer.
 - 2. The conversion results might contain an error. Consider an appropriate level of error when comparing the conversion results.




Figure 23-15. Configuration of A/D Test Function

Note This setting can be used only in HS (high-speed main) mode.

RENESAS

23.3.8.1 A/D test register (ADTES)

This register is used to select the A/D converter's positive reference voltage, A/D converter's negative reference voltage, analog input channel (ANIxx), temperature sensor output voltage, or internal reference voltage (1.45 V) as the target of A/D conversion.

When using the A/D test function, specify the following settings:

- Select negative reference voltage as the target of A/D conversion for zero-scale measurement.
- Select positive reference voltage as the target of A/D conversion for full-scale measurement.

The ADTES register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 23-16. Format of A/D Test Register (ADTES)

Address: F0013H After reset: 00H		R/W						
Symbol	7	6	5	4	3	2	1	0
ADTES	0	0	0	0	0	0	ADTES1	ADTES0

ADTES1	ADTES0	A/D conversion target
0	0	ANIxx/temperature sensor output voltage Note/internal reference voltage (1.45 V) Note (This is specified using the analog input channel specification register (ADS).)
1	0	Negative reference voltage (selected with the ADREFM bit in ADM2)
1	1	Positive reference voltage (selected with the ADREFP1 or ADREFP0 bit in ADM2)
Other than the above		Setting prohibited

Note Temperature sensor output voltage and internal reference voltage (1.45 V) can be used only in HS (high-speed main) mode.

23.3.8.2 Analog input channel specification register (ADS)

This register specifies the input channel of the analog voltage to be A/D converted.

Set A/D test register (ADTES) to 00H when measuring the ANIxx/temperature sensor output/internal reference voltage (1.45 V).

The ADS register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 23-17. Format of Analog Input Channel Specification Register (ADS)

Address: FFF31H		After reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	0
ADS	ADISS	0	0	ADS4	ADS3	ADS2	ADS1	ADS0

ADISS	ADS4	ADS3	ADS2	ADS1	ADS0	Analog input channel	Input source	
0	0	0	0	0	0	ANI0	P20/ANI0/AVREFP pin	
0	0	0	0	0	1	ANI1	P21/ANI1/AVREFM pin	
0	1	0	0	0	0	ANI16	P41/ANI16 pin	
0	1	0	0	0	1	ANI17	P120/ANI17 pin	
0	1	0	0	1	0	ANI18	P13/ANI18 pin	
0	1	0	0	1	1	ANI19	P14/ANI19 pin	
0	1	0	1	0	0	ANI20	P142/ANI20 pin	
0	1	0	1	0	1	ANI21	P143/ANI21 pin	
0	1	0	1	1	0	ANI22	P144/ANI22 pin	
0	1	0	1	1	1	ANI23	P145/ANI23 pin	
1	0	0	0	0	0	_	Temperature sensor output Note	
1	0	0	0	0	1	-	Internal reference voltage output (1.45 V) Note	
		Other than	Setting prohib	ited				

Note Can only be used in HS (high-speed main) mode.


Cautions 1. Be sure to clear bits 5 and 6 to 0.

- 2. Select input mode for the ports which are set to analog input with the ADPC and PMC registers, using the port mode registers 1, 2, 12, and 14 (PM1, PM2, PM, PM12, and PM14).
- 3. Do not use the ADS register to set the pins which should be set as digital I/O with the A/D port configuration register (ADPC).
- 4. Do not use the ADS register to set the pins which should be set as digital I/O with the port mode control registers 1, 4, 12, and 14 (PMC1, PMC4, PMC12, and PMC14).
- 5. Only rewrite the value of the ADISS bit while conversion operation is stopped (ADCS = 0, ADCE = 0).
- 6. If using AVREFP as the + side reference voltage source of the A/D converter, do not select ANI0 as an A/D conversion channel.
- 7. If using AVREFM as the side reference voltage source of the A/D converter, do not select ANI1 as an A/D conversion channel.
- 8. When ADISS is 1, the internal reference voltage (1.45 V) cannot be used for the positive reference voltage. In addition, the first conversion result obtained after setting ADISS to 1 is not available. For detailed setting flow, see 11.7.4 Setup when temperature sensor output/internal reference voltage output is selected (example for software trigger mode and one-shot conversion mode).
- 9. If a transition is made to STOP mode or a transition is made to HALT mode during CPU operation with subsystem clock, do not set ADISS to 1. When ADISS is 1, the A/D converter reference voltage current (IADREF) shown in 30.3.2 or 31.3.2 Supply current characteristics is added.

CHAPTER 24 REGULATOR

24.1 Regulator Overview

The RL78/L12 contains a circuit for operating the device with a constant voltage. At this time, in order to stabilize the regulator output voltage, connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.



Caution Keep the wiring length as short as possible for the broken-line part in the above figure.

The regulator output voltage, see Table 24-1.

Table 24-1. Regulator Output Voltage Conditions

Mode	Output Voltage	Condition
LV (low voltage main) mode	1.8 V	-
LS (low-speed main) mode		
HS (high-speed main) mode	1.8 V	In STOP mode
		When both the high-speed system clock (fmx) and the high-speed on-chip oscillator clock (fin) are stopped during CPU operation with the subsystem clock (fsub)
		When both the high-speed system clock (fmx) and the high-speed on-chip oscillator clock (filh) are stopped during the HALT mode when the CPU operation with the subsystem clock (fsub) has been set
	2.1 V	Other than above (include during OCD mode) Note

Note When it shifts to the subsystem clock operation or STOP mode during the on-chip debugging, the regulator output voltage is kept at 2.1 V (not decline to 1.8 V).

CHAPTER 25 OPTION BYTE

25.1 Functions of Option Bytes

Addresses 000C0H to 000C3H of the flash memory of the RL78/L12 form an option byte area.

Option bytes consist of user option byte (000C0H to 000C2H) and on-chip debug option byte (000C3H).

Upon power application or resetting and starting, an option byte is automatically referenced and a specified function is set. When using the product, be sure to set the following functions by using the option bytes.

For the bits to which no function is allocated, be sure to set the value specified in this manual.

25.1.1 User option byte (000C0H to 000C2H)

(1) 000C0H

- O Operation of watchdog timer
 - Operation is stopped or enabled in the HALT or STOP mode.
- O Setting of overflow time of watchdog timer
- O Operation of watchdog timer
 - · Operation is stopped or enabled.
- O Setting of window open period of watchdog timer
- O Setting of interval interrupt of watchdog timer
 - · Used or not used

(2) 000C1H

- O Setting of LVD operation mode
 - Interrupt & reset mode.
 - Reset mode.
 - · Interrupt mode.
 - LVD off (by controlling the externally input reset signal on the RESET pin)
- O Setting of LVD detection level (VLVDH, VLVDL, VLVD)

Caution After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 30.4 or 31.4 AC Characteristics. This is done by utilizing the voltage detection circuit or controlling the externally input reset signal. After the power supply is turned off, this LSI should be placed in the STOP mode, or placed in the reset state by utilizing the voltage detection circuit or controlling the externally input reset signal, before the voltage falls below the operating range. The range of operating voltage varies with the setting of the user option byte (000C2H).

(3) 000C2H

O Setting of flash operation mode

Make the setting depending on the main system clock frequency (fMAIN) and power supply voltage (VDD) to be used.

- LV (low voltage main) mode
- . LS (low speed main) mode
- HS (high speed main) mode
- O Setting of the frequency of the high-speed on-chip oscillator
 - Select from 24 MHz/16 MHz/12 MHz/8 MHz/6 MHz/4 MHz/3 MHz/2 MHz/1 MHz (TYP.).



25.1.2 On-chip debug option byte (000C3H)

- O Control of on-chip debug operation
 - On-chip debug operation is disabled or enabled.
- O Handling of data of flash memory in case of failure in on-chip debug security ID authentication
 - Data of flash memory is erased or not erased in case of failure in on-chip debug security ID authentication.

25.2 Format of User Option Byte

The format of user option byte is shown below.

Figure 25-1. Format of User Option Byte (000C0H)

Address: 000C0H

7		6	5	4	3	2	1	0
WDT	NT WI	NDOW1	WINDOW0	WDTON	WDCS2	WDCS1	WDCS0	WDSTBYON

I	WDTINT	Use of interval interrupt of watchdog timer				
	0	Interval interrupt is not used.				
Ī	1	nterval interrupt is generated when 75% of the overflow time+1/2f⊩ is reached.				

WINDOW1	WINDOW0	Watchdog timer window open period ^{Note 1}
0	0	Setting prohibited
0	1	50%
1	0	75%Note2
1	1	100%

WDTON	Operation control of watchdog timer counter
0	Counter operation disabled (counting stopped after reset)
1	Counter operation enabled (counting started after reset)

WDCS2	WDCS1	WDCS0	Watchdog timer overflow time (f∟ = 17.25 kHz (MAX.))
0	0	0	2 ⁶ /f _L (3.71 ms)
0	0	1	2 ⁷ /f _I ∟ (7.42 ms)
0	1	0	28/f _I ∟ (14.84 ms)
0	1	1	2 ⁹ /f _I ∟ (29.68 ms)
1	0	0	2 ¹¹ /f _I ∟ (118.72 ms)
1	0	1	2 ¹³ /f _L (474.89 ms)
1	1	0	2 ¹⁴ /f _I ∟ (949.79 ms)
1	1	1	2 ¹⁶ /f _I ∟ (3799.18 ms)

WDSTBYON	Operation control of watchdog timer counter (HALT/STOP mode)
0	Counter operation stopped in HALT/STOP modeNote 1
1	Counter operation enabled in HALT/STOP mode

Notes 1. The window open period is 100% when WDSTBYON = 0, regardless the value of the WINDOW1 and WINDOW0 bits.

Notes 2. When the window open period is set to 75%, clearing the counter of the watchdog timer (writing ACH to WDTE) must proceed outside the corresponding period from among those listed below, over which clearing of the counter is prohibited (for example, confirming that the interval timer interrupt request flag (WDTIIF) of the watchdog timer is set).

WDCS2	WDCS1	WDCS0	Watchdog timer overflow time (f _{IL} = 17.25 kHz (MAX.))	Period over which clearing the counter is prohibited when the		
				window open period is set to 75%		
0	0	0	2 ⁶ /f _{IL} (3.71 ms)	1.85 ms to 2.51 ms		
0	0	1	2 ⁷ /f _{IL} (7.42 ms)	3.71 ms to 5.02 ms		
0	1	0	28/f _{IL} (14.84 ms)	7.42 ms to 10.04 ms		
0	1	1	2 ⁹ /f _{IL} (29.68 ms)	14.84 ms to 20.08 ms		
1	0	0	2 ¹¹ /f _{IL} (118.72 ms)	56.36 ms to 80.32 ms		
1	0	1	2 ¹³ /f _{IL} (474.89 ms)	237.44 ms to 321.26 ms		
1	1	0	2 ¹⁴ /f _{IL} (949.79 ms)	474.89 ms to 642.51 ms		
1	1	1	2 ¹⁶ /f _{IL} (3799.18 ms)	1899.59 ms to 2570.04 ms		

Remark fil: Low-speed on-chip oscillator clock frequency

Figure 25-2. Format of User Option Byte (000C1H) (1/2)

Address: 000C1H

7	6	5	4	3	2	1	0
VPOC2	VPOC1	VPOC0	1	LVIS1	LVIS0	LVIMDS1	LVIMDS0

• LVD setting (interrupt & reset mode)

Det	ection volt	age	Option byte setting value							
VLVDH VLVDL		VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	Mode setting			
Rising edge	Falling edge	Falling edge						LVIMDS1	LVIMDS0	
1.77 V	1.73 V	1.63 V	0	0	0	1	0	1	0	
1.88 V	1.84 V					0	1			
2.92 V	2.86 V					0	0			
1.98 V	1.94 V	1.84 V		0	1	1	0			
2.09 V	2.04 V					0	1			
3.13 V	3.06 V					0	0			
2.61 V	2.55 V	2.45 V		1	0	1	0			
2.71 V	2.65 V					0	1			
3.75 V	3.67 V					0	0			
2.92 V	2.86 V	2.75 V		1	1	1	0			
3.02 V	2.96 V					0	1			
4.06 V	3.98 V					0	0			
Other than above			Setting prohib	oited						

• LVD setting (reset mode)

Detection voltage		Option byte setting value							
Vı	V _{LVD}		VPOC1	VPOC0 LVIS1		LVIS0	Mode	setting	
Rising edge	Falling edge						LVIMDS1	LVIMDS0	
1.67 V	1.63 V	0	0	0	1	1	1	1	
1.77 V	1.73 V		0	0	1	0			
1.88 V	1.84 V		0	1	1	1			
1.98 V	1.94 V		0	1	1	0			
2.09 V	2.04 V		0	1	0	1			
2.50 V	2.45 V		1	0	1	1			
2.61 V	2.55 V		1	0	1	0			
2.71 V	2.65 V		1	0	0	1			
2.81 V	2.75 V		1	1	1	1			
2.92 V	2.86 V		1	1	1	0			
3.02 V	2.96 V		1	1	0	1			
3.13 V	3.06 V		0	1	0	0			
3.75 V	3.67 V		1	0	0	0			
4.06 V	3.98 V		1	1	0	0			
Other than above		Setting prohib	oited						

Remarks 1. For details on the LVD circuit, see CHAPTER 22 VOLTAGE DETECTOR.

2. The detection voltage is a typical value. For details, see 30.6.4 or 31.6.4 LVD circuit characteristics.

(Cautions are listed on the next page.)

Figure 25-2. Format of User Option Byte (000C1H) (2/2)

Address: 000C1H

7	6	5	4	3	2	1	0
VPOC2	VPOC1	VPOC0	1	LVIS1	LVIS0	LVIMDS1	LVIMDS0

• LVD setting (interrupt mode)

Detectio	n voltage		Option byte setting value						
Vı	LVD	VPOC2	VPOC1	VPOC0	LVIS1	LVIS0	Mode	setting	
Rising edge	Falling edge						LVIMDS1	LVIMDS0	
1.67 V	1.63 V	0	0	0	1	1	0	1	
1.77 V	1.73 V		0	0	1	0			
1.88 V	1.84 V		0	1	1	1			
1.98 V	1.94 V		0	1	1	0			
2.09 V	2.04 V		0	1	0	1			
2.50 V	2.45 V		1	0	1	1			
2.61 V	2.55 V		1	0	1	0			
2.71 V	2.65 V		1	0	0	1			
2.81 V	2.75 V		1	1	1	1			
2.92 V	2.86 V		1	1	1	0			
3.02 V	2.96 V		1	1	0	1			
3.13 V	3.06 V		0	1	0	0			
3.75 V	3.67 V		1	0	0	0			
4.06 V	3.98 V		1	1	0	0			
Other the	an above	Setting prohib	oited						

LVD off (by controlling the externally input reset signal on the RESET pin)

Detection	n voltage	Option byte setting value						
VL	.VD	VPOC2 VPOC1		VPOC0	LVIS1	LVIS0	Mode setting	
Rising edge	Falling edge						LVIMDS1	LVIMDS0
-	-	1	×	×	×	×	0/1	1
Other tha	an above	Setting prohib	oited	_	_	_		

Cautions 1. Be sure to set bit 4 to "1".

2. After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 30.4 or 31.4 AC Characteristics. This is done by utilizing the voltage detection circuit or controlling the externally input reset signal. After the power supply is turned off, this LSI should be placed in the STOP mode, or placed in the reset state by utilizing the voltage detection circuit or controlling the externally input reset signal, before the voltage falls below the operating range.

The range of operating voltage varies with the setting of the user option byte (000C2H).

Remarks 1. ×: don't care

- 2. For details on the LVD circuit, see CHAPTER 22 VOLTAGE DETECTOR.
- 3. The detection voltage is a typical value. For details, see 30.6.4 or 31.6.4 LVD circuit characteristics.

Figure 25-3. Format of Option Byte (000C2H)

Address: 000C2H

7	6	5	4	3	2	1	0
CMODE1	CMODE0	1	0	FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0

CMODE1	CMODE0	Setting of flash operation mode					
			Operating frequency range (fmain)	Operating voltage range (VDD)			
0	0	LV (low voltage main) mode	1 to 4 MHz	1.6 to 5.5 V			
1	0	LS (low speed main) mode	1 to 8 MHz	1.8 to 5.5 V			
1	1	HS (high speed main) mode	1 to 16 MHz	2.4 to 5.5 V			
			1 to 24 MHz	2.7 to 5.5 V			
Other than above		Setting prohibited	Setting prohibited				

FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0	Frequency of the high-speed on-chip oscillator
0	0	0	0	24 MHz
1	0	0	1	16 MHz
0	0	0	1	12 MHz
1	0	1	0	8 MHz
0	0	1	0	6 MHz
1	0	1	1	4 MHz
0	0	1	1	3 MHz
1	1	0	0	2 MHz
1	1	0	1	1 MHz
	Other that	an above		Setting prohibited

Cautions 1. Be sure to set 10B to bits 5 and 4.

2. The ranges of operating frequency and operating voltage vary depending on the flash operation mode. For details, see 30.4 or 31.4 AC Characteristics.

25.3 Format of On-chip Debug Option Byte

The format of on-chip debug option byte is shown below.

Figure 25-4. Format of On-chip Debug Option Byte (000C3H)

Address: 000C3H

7	6	5	4	3	2	1	0
OCDENSET	0	0	0	0	1	0	OCDERSD

OCDENSET	OCDERSD	Control of on-chip debug operation
0	0	Disables on-chip debug operation.
0	1	Setting prohibited
1	0	Enables on-chip debugging. Erases data of flash memory in case of failures in authenticating on-chip debug security ID.
1	1	Enables on-chip debugging. Does not erase data of flash memory in case of failures in authenticating on-chip debug security ID.

Caution Bits 7 and 0 (OCDENSET and OCDERSD) can only be specified a value. Be sure to set 000010B to bits 6 to 1.

Remark The value on bits 3 to 1 will be written over when the on-chip debug function is in use and thus it will become unstable after the setting.

However, be sure to set the default values (0, 1, and 0) to bits 3 to 1 at setting.

25.4 Setting of Option Byte

The user option byte and on-chip debug option byte can be set using the assembler linker option, in addition to describing to the source. When doing so, the contents set by using the linker option take precedence, even if descriptions exist in the source, as mentioned below.


A software description example of the option byte setting is shown below.

OPT	CSEG	OPT_BYT	ſΕ	
	DB	36H	;	Does not use interval interrupt of watchdog timer,
			;	Enables watchdog timer operation,
			;	Window open period of watchdog timer is 50%,
			;	Overflow time of watchdog timer is 29/fil,
			;	Stops watchdog timer operation during HALT/STOP mode
	DB	1AH	;	Select 1.63 V for VLVDL
			;	Select rising edge 1.77 V, falling edge 1.73 V for VLVDH
			;	Select the interrupt & reset mode as the LVD operation mode
	DB	2DH	;	Select the LV (low voltage main) mode as the flash operation mode
				and 1 MHz as the frequency of the high-speed on-chip oscillator clock
	DB	85H	;	Enables on-chip debug operation, does not erase flash memory data
				when security ID authorization fails

Caution To specify the option byte by using assembly language, use OPT_BYTE as the relocation attribute name of the CSEG pseudo instruction.

CHAPTER 26 FLASH MEMORY

The RL78 microcontroller incorporates the flash memory to which a program can be written, erased, and overwritten. The flash memory includes the "code flash memory", in which programs can be executed, and the "data flash memory", an area for storing data.



The following methods for programming the flash memory are available.

The code flash memory can be rewritten to through serial programming using a flash memory programmer or an external device (UART communication), or through self-programming.

- Serial programming using flash memory programmer (see 26.1)
 Data can be written to the flash memory on-board or off-board by using a dedicated flash memory programmer.
- Serial programming using external device (UART communication) (see 26.2)
 Data can be written to the flash memory on-board through UART communication with an external device (microcontroller or ASIC).
- Self-programming (see 26.6)
 The user application can execute self-programming of the code flash memory by using the flash self-programming library.

The data flash memory can be rewritten to by using the data flash library during user program execution (background operation). For access and writing to the data flash memory, see **26.8 Data Flash**.

26.1 Writing to Flash Memory by Using Flash Memory Programmer

The following dedicated flash memory programmer can be used to write data to the internal flash memory of the RL78 microcontroller.

- PG-FP5, PG-FP6
- E1, E2, E2 Lite, E20 on-chip debugging emulator

Data can be written to the flash memory on-board or off-board, by using a dedicated flash memory programmer.

(1) On-board programming

The contents of the flash memory can be rewritten after the RL78 microcontroller has been mounted on the target system. The connectors that connect the dedicated flash memory programmer must be mounted on the target system.

(2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter before the RL78 microcontroller is mounted on the target system.

Table 26-1. Wiring Between RL78/L12 and Dedicated Flash Memory Programmer

Pin Co	nfiguration of De		ash Memory	Pin Name			Pir	ı No.	
	Programmer				32-pin	44-pin	48-pin	52-pin	64-pin
	nal Name	I/O	I/O Pin Function		LQFP (7x7)	LQFP	LFQFP	LQFP (10x10)	LQFP (12x12), LFQFP (10x10), HWQFN
PG-FP5, PG-FP6	E1, E2, E2 Lite, E20 on-chip debugging emulator					(10x10)	(7x7)	(10x10)	(8x8)
_	TOOL0	I/O	Transmit/ receive signal	TOOL0/ P40	1	2	3	4	5
SI/RxD	_	I/O	Transmit/ receive signal						
SCK	_	Output	_	-	-	_	-	-	-
CLK	_	Output	-	-	-	_	-	-	-
_	RESET_OUT	Output	Reset signal	RESET	2	3	4	5	6
RESET	=	Output							
FLMD0	_	Output	Mode signal	-	-	-	-	-	-
Vī	OD Note 1	I/O	V _{DD} voltage generation/ power monitoring	V _{DD}	8	11	12	13	15
(GND	-	Ground	Vss	7	10	11	12	13
				EVss	-	_	_	=	14
				REGC ^{Note 2}	6	9	10	11	12
FLMD1	EMV _{DD}	_	Driving power	V _{DD}	8	11	12	13	_
			for TOOL0 pin	EV _{DD}	-	-	-	-	16

Notes 1. The name of the signal for connection in the case of the PG-FP6 is Vcc.

2. Connect REGC pin to ground via a capacitor (0.47 to 1 μ F).


Remark Pins that are not indicated in the above table can be left open when using the flash memory programmer for flash programming.



26.1.1 Programming environment

The environment required for writing a program to the flash memory of the RL78 microcontroller is illustrated below.

Figure 26-1. Environment for Writing Program to Flash Memory



Note 64-pin products only.

A host machine that controls the dedicated flash memory programmer is necessary.


To interface between the dedicated flash memory programmer and the RL78 microcontroller, the TOOL0 pin is used for manipulation such as writing and erasing via a dedicated single-line UART.

26.1.2 Communication mode

Communication between the dedicated flash memory programmer and the RL78 microcontroller is established by serial communication using the TOOL0 pin via a dedicated single-line UART of the RL78 microcontroller.

Transfer rate: 1 M, 500 k, 250 k, 115.2 kbps

Figure 26-2. Communication with Dedicated Flash Memory Programmer



- Notes 1. The name of the signal for connection in the case of the PG-FP6 is Vcc.
 - 2. When using E1, E2, E2 Lite, E20 on-chip debugging emulator.
 - 3. When using PG-FP5 or PG-FP6.
 - 4. 64-pin products only.
 - **5.** Connect REGC pin to ground via a capacitor (0.47 to 1 μ F).

The dedicated flash memory programmer generates the following signals for the RL78 microcontroller. See the manual of PG-FP5, PG-FP6, or E1, E2, E2 Lite, E20 on-chip debugging emulator for details.

Table 26-2. Pin Connection

	Dedicated Flash Memory Programmer						
Signal	Name	I/O	Pin Function	Pin Name Note 1			
PG-FP5, PG-FP6	E1, E2, E2 Lite, E20 on-chip debugging emulator						
V _{DD}	V _{DD} Note 2		V _{DD} voltage generation/power monitoring	V _{DD}			
GI	ND	_	Ground	Vss, EVss, REGC Note 3			
FLMD1	EMV _{DD}	_	Driving power for TOOL0 pin	V _{DD} , EV _{DD}			
RESET	_	Output	Reset signal	RESET			
-	RESET_OUT	Output					
_	TOOL0	I/O	Transmit/receive signal	TOOL0			
SI/RxD	_	I/O	Transmit/receive signal				

- Notes 1. Pins to be connected differ with the product. For details, see Table 26-1.
 - 2. The name of the signal for connection in the case of the PG-FP6 is Vcc.
 - **3.** Connect REGC pin to ground via a capacitor (0.47 to 1 μ F).

26.2 Writing to Flash Memory by Using External Device (that Incorporates UART)


On-board data writing to the internal flash memory is possible by using the RL78 microcontroller and an external device (a microcontroller or ASIC) connected to a UART.

On the development of flash memory programmer by user, refer to the RL78 Microcontrollers (RL78 Protocol A) Programmer Edition Application Note (R01AN0815).

26.2.1 Programming environment

The environment required for writing a program to the flash memory of the RL78 microcontroller is illustrated below.

Figure 26-3. Environment for Writing Program to Flash Memory



Note 64-pin products only.


Processing to write data to or delete data from the RL78 microcontroller by using an external device is performed onboard. Off-board writing is not possible.

26.2.2 Communication mode

Communication between the external device and the RL78 microcontroller is established by serial communication using the TOOLTxD and TOOLRxD pins via the dedicated UART of the RL78 microcontroller.

Transfer rate: 1 M, 500 k, 250 k, 115.2 kbps

Figure 26-4. Communication with External Device



Notes 1. 64-pin products only.

2. Connect REGC pin to ground via a capacitor (0.47 to 1 μ F).

The external device generates the following signals for the RL78/L12.

Table 26-3. Pin Connection

	E	RL78 microcontroller	
Signal Name	I/O Pin Function		Pin Name
V _{DD}	I/O	V _{DD} voltage generation/power monitoring	V _{DD} , EV _{DD}
GND	-	Ground	Vss, EVss, REGC Note
RESETOUT	Output	Reset signal output	RESET
RxD	Input	Receive signal	TOOLTxD
TxD	Output	Transmit signal	TOOLRxD
PORT	Output	Mode signal	TOOL0

Note Connect REGC pin to ground via a capacitor (0.47 to 1 μ F).

26.3 Connection of Pins on Board

To write the flash memory on-board by using the flash memory programmer, connectors that connect the dedicated flash memory programmer must be provided on the target system. First provide a function that selects the normal operation mode or flash memory programming mode on the board.

When the flash memory programming mode is set, all the pins not used for programming the flash memory are in the same status as immediately after reset. Therefore, if the external device does not recognize the state immediately after reset, the pins must be handled as described below.

Remark For flash programming mode, see 26.6 Self-Programming.

26.3.1 P40/TOOL0 pin

In the flash memory programming mode, connect this pin to the dedicated flash memory programmer via an external 1 $k\Omega$ pull-up resistor.

When this pin is used as the port pin, use that by the following method.

When used as an input pin: Input of low-level is prohibited for 1 ms period after external pin reset release.

Furthermore, when this pin is used via pull-down resistors, use the 500 k Ω or more

resistors.

When used as an output pin: When this pin is used via pull-down resistors, use the 500 k Ω or more resistors.

Remarks 1. thd: How long to keep the TOOL0 pin at the low level from when the external and internal resets end for setting of the flash memory programming mode (see 30.11 or 31.11 Timing Specifications for Switching Flash Memory Programming Modes).


2. The SAU and IICA pins are not used for communication between the RL78 microcontroller and dedicated flash memory programmer, because single-line UART (TOOL0 pin) is used.

26.3.2 RESET pin

Signal conflict will occur if the reset signal of the dedicated flash memory programmer and external device are connected to the RESET pin that is connected to the reset signal generator on the board. To prevent this conflict, isolate the connection with the reset signal generator.

The flash memory will not be correctly programmed if the reset signal is input from the user system while the flash memory programming mode is set. Do not input any signal other than the reset signal of the dedicated flash memory programmer and external device.

Figure 26-5. Signal Conflict (RESET Pin)



In the flash memory programming mode, a signal output by another device will conflict with the signal output by the dedicated flash memory programmer. Therefore, isolate the signal of another device.

26.3.3 Port pins

When the flash memory programming mode is set, all the pins not used for flash memory programming enter the same status as that immediately after reset. If external devices connected to the ports do not recognize the port status immediately after reset, the port pin must be connected to either to V_{DD} or EV_{DD}, or Vss or EVss, via a resistor.

26.3.4 REGC pin

Connect the REGC pin to GND via a capacitor (0.47 to 1 μ F) in the same manner as during normal operation. Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.

26.3.5 X1 and X2 pins

Connect X1 and X2 in the same status as in the normal operation mode.

Remark In the flash memory programming mode, the high-speed on-chip oscillator clock (fin) is used.

26.3.6 Power supply

To use the supply voltage output of the flash memory programmer, connect the V_{DD} pin to V_{DD}^{Note} of the flash memory programmer, and the Vss pin to GND of the flash memory programmer.

To use the on-board supply voltage, connect in compliance with the normal operation mode.

However, when writing to the flash memory by using the flash memory programmer and using the on-board supply voltage, be sure to connect the VDD and Vss pins to VDD^{Note} and GND of the flash memory programmer to use the power monitor function with the flash memory programmer.

Supply the same other power supplies (EVDD, EVSS) as those VDD and VSS.


Note The name of the signal for connection in the case of the PG-FP6 is Vcc.

26.4 Serial Programming Method

26.4.1 Serial programming procedure

The following figure illustrates a flow for rewriting the code flash memory through serial programming.

Figure 26-6. Code Flash Memory Manipulation Procedure



26.4.2 Flash memory programming mode

To rewrite the contents of the code flash memory through serial programming, specify the flash memory programming mode. To enter the mode, set as follows.

<Serial programming using the dedicated flash memory programmer>

Connect the RL78 microcontroller to a dedicated flash memory programmer. Communication from the dedicated flash memory programmer is performed to automatically switch to the flash memory programming mode.


<Serial programming using an external device (UART communication)>

Set the TOOL0 pin to the low level, and then cancel the reset (see **Table 26-4**). After that, enter flash memory programming mode according to the procedures <1> to <4> shown in **Figure 26-7**. For details, refer to the **RL78 Microcontrollers (RL78 Protocol A) Programmer Edition Application Note (R01AN0815)**.

Table 26-4. Relationship between TOOL0 Pin and Operation Mode after Reset Release

TOOL0	Operation Mode	
EV _{DD}	Normal operation mode	
0 V	Flash memory programming mode	

Figure 26-7. Setting of Flash Memory Programming Mode



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset ends (POR and LVD reset must end before the external reset ends.).
- <3> The TOOL0 pin is set to the high level.
- <4> Baud rate setting by UART reception is completed.

Remark tsuinit: The segment shows that it is necessary to finish specifying the initial communication settings within 100 ms from when the resets end.

tsu: How long from when the TOOL0 pin is placed at the low level until an external reset ends

thd: How long to keep the TOOL0 pin at the low level from when the external and internal resets end (the flash firmware processing time is excluded)

For details, see 30.11 or 31.11 Timing Specifications for Switching Flash Memory Programming Modes.

There are two flash memory programming modes: wide voltage mode and full speed mode. The supply voltage value applied to the microcontroller during write operations and the setting information of the user option byte for setting of the flash memory programming mode determine which mode is selected.

When a dedicated flash memory programmer is used for serial programming, setting the voltage on GUI selects the mode automatically.

Table 26-5. Programming Modes and Voltages at Which Data Can Be Written, Erased, or Verified

Power Supply Voltage (VDD)	User Option Byte Setting for Switching to Flash Memory Programming Mode		Flash Programming Mode
	Flash Operation Mode	Operating Frequency	
$2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$	Blank state		Full speed mode
	HS (high speed main) mode	1 MHz to 32 MHz	Full speed mode
	LS (low speed main) mode	1 MHz to 8 MHz	Wide voltage mode
	LV (low voltage main) mode 1 MHz to 4 MHz		Wide voltage mode
$2.4 \text{ V} \leq \text{V}_{DD} \leq 2.7 \text{ V}$	Blank state		Full speed mode
	HS (high speed main) mode	1 MHz to 16 MHz	Full speed mode
	LS (low speed main) mode	1 MHz to 8 MHz	Wide voltage mode
	LV (low voltage main) mode	1 MHz to 4 MHz	Wide voltage mode
$1.8 \text{ V} \le \text{V}_{DD} \le 2.4 \text{ V}$	Blank state		Wide voltage mode
	LS (low speed main) mode	1 MHz to 8 MHz	Wide voltage mode
	LV (low voltage main) mode	1 MHz to 4 MHz	Wide voltage mode

Remarks 1. Using both the wide voltage mode and full speed mode imposes no restrictions on writing, erasing, or verification.

2. For details about communication commands, see 26.4.4 Communication commands.

26.4.3 Selecting communication mode

Communication modes of the RL78 microcontroller are as follows.

Table 26-6. Communication Modes

Communication Mode	Standard Setting ^{Note 1}			Pins Used	
	Port	Speed Note 2	Frequency	Multiply Rate	
1-line UART (when flash memory programmer is used, or when external device is used)	UART	115200 bps, 250000 bps, 500000 bps, 1 Mbps	-	-	TOOL0
Dedicated UART (when external device is used)	UART	115200 bps, 250000 bps, 500000 bps, 1 Mbps	-	-	TOOLTxD, TOOLRxD

- Notes 1. Selection items for Standard settings on GUI of the flash memory programmer.
 - **2.** Because factors other than the baud rate error, such as the signal waveform slew, also affect UART communication, thoroughly evaluate the slew as well as the baud rate error.

26.4.4 Communication commands

The RL78 microcontroller executes serial programming through the commands listed in Table 26-7.

The signals sent from the dedicated flash memory programmer or external device to the RL78 microcontroller are called commands, and programming functions corresponding to the commands are executed. For details, refer to the RL78 Microcontrollers (RL78 Protocol A) Programmer Edition Application Note (R01AN0815).

Table 26-7. Flash Memory Control Commands

Classification	Command Name	Function
Verify	Verify	Compares the contents of a specified area of the flash memory with data transmitted from the programmer.
Erase	Block Erase	Erases a specified area in the flash memory.
Blank check	Block Blank Check	Checks if a specified block in the flash memory has been correctly erased.
Write	Programming	Writes data to a specified area in the flash memory.
Getting information	Silicon Signature	Gets the RL78 microcontroller information (such as the part number, flash memory configuration, and programming firmware version).
	Checksum	Gets the checksum data for a specified area.
Security	Security Set	Sets security information.
	Security Get	Gets security information.
	Security Release	Release setting of prohibition of writing.
Others	Reset	Used to detect synchronization status of communication.
	Baud Rate Set	Sets baud rate when UART communication mode is selected.

Note Confirm that no data has been written to the write area. Because data cannot be erased after block erase is prohibited, do not write data if the data has not been erased.

Product information (such as product name and firmware version) can be obtained by executing the "Silicon Signature" command.

Table 26-8 is a list of signature data and Table 26-9 shows an example of signature data.

Table 26-8. Signature Data List

Field name	Description	Number of transmit data
Device code	The serial number assigned to the device	3 bytes
Device name	Device name (ASCII code)	10 bytes
Code flash memory area last address	Last address of code flash memory area	3 bytes
	(Sent from lower address.	
	Example: 00000H to 0FFFFH (64 KB) \rightarrow FFH, FFH, 00H)	
Data flash memory area last address	Last address of data flash memory area	3 bytes
	(Sent from lower address.	
	Example: F1000H to F1FFFH (4 KB) \rightarrow FFH, 1FH, 0FH)	
Firmware version	Version information of firmware for programming	3 bytes
	(Sent from upper address.	
	Example: From Ver. 1.23 \rightarrow 01H, 02H, 03H)	

Table 26-9. Example of Signature Data

Field name	Description	Number of transmit data	Data (hexadecimal)
Device code	RL78 protocol A	3 bytes	10
			00
			06
Device name	R5F10RLC	10 bytes	52 = "R"
			35 = "5"
			46 = "F"
			31 = "1"
			30 = "0"
			52 = "R"
			4C = "L"
			43 = "C"
			20 = " "
			20 = " "
Code flash memory area last address	Code flash memory area	3 bytes	FF
	00000H to 0FFFFH (64 KB)		FF
			00
Data flash memory area last address	Data flash memory area	3 bytes	FF
	F1000H to F1FFFH (4 KB)		1F
			0F
Firmware version	Ver.1.23	3 bytes	01
			02
			03

26.5 Processing Time for Each Command When Dedicated Flash Memory Programmer Is in Use (Reference Value)

The following shows the processing time for each command (reference value) when PG-FP5 or PG-FP6 is used as a dedicated flash memory programmer.

Table 26-10. Processing Time for Each Command When PG-FP5 Is in Use (Reference Value)

PG-FP5 Command		Code Flash		
	8 Kbytes	16 Kbytes	32 Kbytes	
Erasing	1 s	1.5 s	1.5 s	
Writing	1.5 s	1.5 s	2 s	
Verification	1.5 s	1.5 s	1.5 s	
Writing after erasing	1.5 s	2 s	2.5 s	

Remark The command processing times (reference values) shown in the table are typical values under the following conditions.

Port: TOOL0 (single-line UART)

Speed: 1,000,000 bps

Mode: Full speed mode (flash operation mode: HS (high speed main) mode)

Table 26-11. Processing Time for Each Command When PG-FP6 Is in Use (Reference Value)

PG-FP6 Command		Code Flash		
	8 Kbytes	16 Kbytes	32 Kbytes	
Erasing	0.7 s	0.7 s	0.8 s	
Writing	0.6 s	0.8 s	1.3 s	
Verification	0.5 s	0.7 s	1.1 s	
Writing after erasing	1.0 s	1.2 s	1.8 s	

Remark The command processing times (reference values) shown in the table are typical values under the following conditions.

Port: TOOL0 (single-line UART)

Speed: 1,000,000 bps

Mode: Full speed mode (flash operation mode: HS (high speed main) mode)

26.6 Self-Programming

The RL78 microcontroller supports a self-programming function that can be used to rewrite the code flash memory via a user program. Because this function allows a user application to rewrite the code flash memory by using the flash self-programming library, it can be used to upgrade the program in the field.

Cautions 1. The self-programming function cannot be used when the CPU operates with the subsystem clock.

- 2. To prohibit an interrupt during self-programming, in the same way as in the normal operation mode, execute the flash self-programming library in the state where the IE flag is cleared (0) by the DI instruction. To enable an interrupt, clear (0) the interrupt mask flag to accept in the state where the IE flag is set (1) by the EI instruction, and then execute the flash self-programming library.
- 3. The high-speed on-chip oscillator should be kept operating during self-programming. If it is kept stopping, the high-speed on-chip oscillator clock should be operated (HIOSTOP = 0). The flash self-programming library should be executed after 30 μ s have elapsed.

Remark For details of the self-programming function, refer to RL78 Microcontroller Flash Self Programming Library Type01 User's Manual (R01US0050).

The self-programming function has two flash memory programming modes; wide voltage mode and full speed mode.

Specify the mode that corresponds to the flash operation mode specified in bits CMODE1 and CMODE0 in option byte 000C2H.

Specify the full speed mode when the HS (high speed main) mode is specified. Specify the wide voltage mode when the LS (low speed main) mode or LV (low voltage main) mode is specified.

If the argument fsl_flash_voltage_u08 is 00H when the FSL_Init function of the flash self-programming library provided by Renesas Electronics is executed, full speed mode is specified. If the argument is other than 00H, the wide voltage mode is specified.

Remark Using both the wide voltage mode and full speed mode imposes no restrictions on writing, erasing, or verification.

26.6.1 Self-programming procedure

The following figure illustrates a flow for rewriting the code flash memory by using a flash self-programming library.

Code flash memory control start

Initialize flash environment

Flash shield window setting

Write

Inhibit access to flash memory
Inhibit shifting STOP mode
Inhibit clock stop

Flash information getting

Flash information setting

Close flash environment

End

Figure 26-8. Flow of Self Programming (Rewriting Flash Memory)

26.6.2 Flash shield window function

The flash shield window function is provided as one of the security functions for self-programming. It disables writing to and erasing areas outside the range specified as a window only during self-programming.

The window range can be set by specifying the start and end blocks. The window range can be set or changed during both serial programming and self-programming.

Writing to and erasing areas outside the window range are disabled during self-programming. During serial programming, however, areas outside the range specified as a window can be written and erased.




Figure 26-9. Flash Shield Window Setting Example (Target Devices: R5F100LE, Start Block: 04H, End Block: 06H)

- Cautions 1. If the rewrite-prohibited area of the boot cluster 0 overlaps with the flash shield window range, prohibition to rewrite the boot cluster 0 takes priority.
 - 2. The flash shield window can only be used for the code flash memory (and is not supported for the data flash memory).

Table 26-12. Relationship between Flash Shield Window Function Setting/Change Methods and Commands

Programming conditions	Window Range Setting/Change	Execution	Commands
	Methods	Block erase	Write
Self-programming	Specify the starting and ending blocks by the flash self-programming library.	Block erasing is enabled only within the window range.	Writing is enabled only within the range of window range.
Serial programming	Specify the starting and ending blocks on GUI of dedicated flash memory programmer, etc.	Block erasing is enabled also outside the window range.	Writing is enabled also outside the window range.

Remark See 26.7 Security Settings to prohibit writing/erasing during serial programming.

26.7 Security Settings

The RL78 microcontroller supports a security function that prohibits rewriting the user program written to the internal flash memory, so that the program cannot be changed by an unauthorized person.

The operations shown below can be performed using the Security Set command.

· Disabling block erase

Execution of the block erase command for a specific block in the flash memory is prohibited during serial programming. However, blocks can be erased by means of self-programming.

· Disabling write

Execution of the write command for entire blocks in the code flash memory is prohibited during serial programming. However, blocks can be written by means of self-programming.

After the setting of prohibition of writing is specified, releasing the setting by the Security Release command is enabled by a reset.

· Disabling rewriting boot cluster 0

Execution of the block erase command and write command on boot cluster 0 (00000H to 00FFFH) in the code flash memory is prohibited by this setting.

The block erase, write commands and rewriting boot cluster 0 are enabled by the default setting when the flash memory is shipped. Security can be set by serial programming and self-programming. Each security setting can be used in combination.

Table 26-13 shows the relationship between the erase and write commands when the RL78 microcontroller security function is enabled.

Caution The security function of the dedicated flash programmer does not support self-programming.

Remark To prohibit writing and erasing during self-programming, use the flash shield window function (see 26.6.2 for detail).

Table 26-13. Relationship between Enabling Security Function and Command

(1) During serial programming

Valid Security	Executed Command		
	Block Erase	Write	
Prohibition of block erase	Blocks cannot be erased.	Can be performed. Note	
Prohibition of writing	Blocks can be erased.	Cannot be performed.	
Prohibition of rewriting boot cluster 0	Boot cluster 0 cannot be erased.	Boot cluster 0 cannot be written.	

Note Confirm that no data has been written to the write area. Because data cannot be erased after block erase is prohibited, do not write data if the data has not been erased.

(2) During self-programming

Valid Security	Executed Command	
	Block Erase Write	
Prohibition of block erase	Blocks can be erased.	Can be performed.
Prohibition of writing		
Prohibition of rewriting boot cluster 0	Boot cluster 0 cannot be erased.	Boot cluster 0 cannot be written.

Remark To prohibit writing and erasing during self-programming, use the flash shield window function (see **26.6.2** for detail).

Table 26-14. Setting Security in Each Programming Mode

(1) During serial programming

Security	Security Setting	How to Disable Security Setting
Prohibition of block erase	Set via GUI of dedicated flash memory	Cannot be disabled after set.
Prohibition of writing	programmer, etc.	Set via GUI of dedicated flash memory programmer, etc.
Prohibition of rewriting boot cluster 0		Cannot be disabled after set.

Caution Releasing the setting of prohibition of writing is enabled only when the security is not set as the block erase prohibition and the boot cluster 0 rewrite prohibition with code flash memory area and data flash memory area being blanks.

(2) During self-programming

Security	Security Setting	How to Disable Security Setting
Prohibition of block erase	Set by using flash self-programming	Cannot be disabled after set.
Prohibition of writing	library.	Cannot be disabled during self- programming (set via GUI of dedicated flash memory programmer, etc. during serial programming).
Prohibition of rewriting boot cluster 0		Cannot be disabled after set.

26.8 Data Flash

26.8.1 Data flash overview

An overview of the data flash memory is provided below.

- The user program can rewrite the data flash memory by using the data flash library. For details, refer to RL78 Family Data Flash Library User's Manual.
- The data flash memory can also be rewritten to through serial programming using the dedicated flash memory programmer or an external device.
- The data flash can be erased in 1-block (1-Kbyte) units.
- The data flash can be accessed only in 8-bit units.
- The data flash can be directly read by CPU instructions.
- Instructions can be executed from the code flash memory while rewriting the data flash memory (that is, background operation (BGO) is supported).
- Because the data flash memory is an area exclusively used for data, it cannot be used to execute instructions.
- Accessing the data flash memory is not possible while rewriting the code flash memory (during self-programming).
- Manipulating the DFLCTL register is not possible while rewriting the data flash memory.
- Transition to the STOP mode is not possible while rewriting the data flash memory.
- Cautions 1. The data flash memory is stopped after a reset is canceled. The data flash control register (DFLCTL) must be set up in order to use the data flash memory.
 - 2. The high-speed on-chip oscillator should be kept operating during data flash rewrite. If it is kept stopping, the high-speed on-chip oscillator clock should be operated (HIOSTOP = 0). The data flash library should be executed after 30 μs have elapsed.

Remark For rewriting the code flash memory via a user program, see 26.6 Self-Programming.

26.8.2 Register controlling data flash memory

26.8.2.1 Data flash control register (DFLCTL)

This register is used to enable or disable accessing to the data flash.

The DFLCTL register is set by a 1-bit or 8-bit memory manipulation instruction.

Reset input sets this register to 00H.

Figure 26-10. Format of Data Flash Control Register (DFLCTL)

Address: F0090H After		reset: 00H	R/W					
Symbol	7	6	5	4	3	2	1	<0>
DFLCTL	0	0	0	0	0	0	0	DFLEN

DFLEN	Data flash access control
0	Disables data flash access
1	Enables data flash access

Caution Manipulating the DFLCTL register is not possible while rewriting the data flash memory.

26.8.3 Procedure for accessing data flash memory

The data flash memory is stopped after a reset ends. To access the data flash, make initial settings according to the following procedure.

- <1> Set bit 0 (DFLEN) of the data flash control register (DFLCTL) to 1.
- <2> Wait for the setup to finish for software timer, etc.

The time setup takes differs for each flash operation mode for the main clock.

<Setup time for each flash operation mode>

HS (High speed main): 5 μs
LS (Low speed main): 720 ns
LV (Low voltage main): 10 μs

<3> After the wait, the data flash memory can be accessed.

- Cautions 1. Accessing the data flash memory is not possible during the setup time.
 - 2. Transition to the STOP mode is not possible during the setup time. To enter the STOP mode during the setup time, clear DFLEN to 0 and then execute the STOP instruction.
 - 3. The high-speed on-chip oscillator should be kept operating during data flash rewrite. If it is kept stopping, the high-speed on-chip oscillator clock should be operated (HIOSTOP = 0). The data flash library should be executed after 30 μ s have elapsed.
 - 4. Once the data flash memory is read while the subsystem clock is selected as the CPU/peripheral hardware clock (CLS = 1), follow the procedure listed as steps (1) to (3) below, in that order, to read the data flash area after switching the CPU/peripheral hardware clock from the subsystem clock to the main system clock.
 - (1) Make sure the main system clock is selected as the CPU/peripheral hardware clock (CLS = 0).
 - (2) Read data from any location in the data flash area. The value read at this point is undefined.
 - (3) Wait for the time listed below according to the operating mode, then read data from the esired parts of the data flash area.

HS (high-speed main) mode: $5 \mu s$ LS (low-speed main) mode: $1 \mu s$ LV (low-voltage main) mode: $10 \mu s$ After initial setting, the data flash can be read through CPU instructions and can be read or rewritten to by using the data flash library.

Follow one of the procedures below when the DMA controller operates during access to the data flash memory.

(A) Hold DMA transfer pending or forcibly terminate it

Before reading the data flash memory, hold the DMA transfer pending in all the channels which are in use. The data flash memory should be read 3 clocks (fclk) or more after the DWAITn bit is set to 1. After reading the data flash memory, set the DWAITn bit to 0 and then cancel the pending status.

Or, before reading the data flash memory, forcibly terminate the DMA transfer in accordance with the process described in **16.5.5** Forced termination by software. Resume the DMA transfer after reading the data flash memory.

(B) Access the data flash memory by using the library

Access the data flash memory by using the latest data flash library.

(C) Insert the NOP instruction

Insert the NOP instruction immediately before the data flash read instruction.

<Example>

MOVW HL, !addr16 ; Read RAM

NOP ; Insert the NOP instruction before reading the data flash memory

MOV A,[DE] ; Read the data flash memory

If high-level language like C language is used, the compiler may generate two instructions per code. At that time, the NOP instruction is not inserted immediately before the data flash read instruction. Read the data flash memory by following procedure (A) or (B).

Remarks 1. n: DMA channel number (n = 0, 1)

2. fclk: CPU/peripheral hardware clock frequency


CHAPTER 27 ON-CHIP DEBUG FUNCTION

27.1 Connecting E1, E2, E2 Lite, E20 On-chip Debugging Emulator

The RL78 microcontroller uses the VDD, RESET, TOOL0, and Vss pins to communicate with the host machine via an E1, E2, E2 Lite, E20 on-chip debugging emulator. Serial communication is performed by using a single-line UART that uses the TOOL0 pin.

Caution The RL78 microcontroller has an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.

Figure 27-1. Connection Example of E1, E2, E2 Lite, E20 On-chip Debugging Emulator



- Notes 1. Connecting the dotted line is not necessary during flash programming.
 - 2. If the reset circuit on the target system does not have a buffer and generates a reset signal only with resistors and capacitors, this pull-up resistor is not necessary.

Caution This circuit diagram is assumed that the reset signal outputs from an N-ch O.D. buffer (output resistor: 100 Ω or less)

27.2 On-Chip Debug Security ID

The RL78 microcontroller has an on-chip debug operation control bit in the flash memory at 000C3H (see CHAPTER 25 OPTION BYTE) and an on-chip debug security ID setting area at 000C4H to 000CDH, to prevent third parties from reading memory content.

Table 27-1. On-Chip Debug Security ID

Address	On-Chip Debug Security ID
000C4H to 000CDH	Any ID code of 10 bytes (except All FFH)

27.3 Securing of User Resources

To perform communication between the RL78 microcontroller and E1 on-chip debugging emulator, as well as each debug function, the securing of memory space must be done beforehand.

If Renesas Electronics assembler or compiler is used, the items can be set by using linker options.

(1) Securement of memory space

The shaded portions in Figure 27-2 are the areas reserved for placing the debug monitor program, so user programs or data cannot be allocated in these spaces. When using the on-chip debug function, these spaces must be secured so as not to be used by the user program. Moreover, this area must not be rewritten by the user program.




Figure 27-2. Memory Spaces Where Debug Monitor Programs Are Allocated

Notes 1. Address differs depending on products as follows.

Products (code flash memory capacity)	Address of Note 1
R5F10Rx8 ($x = B, F, G, J$)	01FFFH
R5F10RxA ($x = B, F, G, J, L$)	03FFFH
R5F10RxC (x = B, F, G, J, L)	07FFFH

- 2. When real-time RAM monitor (RRM) function and dynamic memory modification (DMM) function are not used, it is 256 bytes.
- 3. In debugging, reset vector is rewritten to address allocated to a monitor program.
- 4. Since this area is allocated immediately before the stack area, the address of this area varies depending on the stack increase and decrease. That is, 4 extra bytes are consumed for the stack area used.
 When using self-programming, 12 extra bytes are consumed for the stack area used.

CHAPTER 28 BCD CORRECTION CIRCUIT

28.1 BCD Correction Circuit Function

The result of addition/subtraction of the BCD (binary-coded decimal) code and BCD code can be obtained as BCD code with this circuit.

The decimal correction operation result is obtained by performing addition/subtraction having the A register as the operand and then adding/ subtracting the BCD correction result register (BCDADJ).

28.2 Registers Used by BCD Correction Circuit

The BCD correction circuit uses the following registers.

• BCD correction result register (BCDADJ)

28.2.1 BCD correction result register (BCDADJ)

The BCDADJ register stores correction values for obtaining the add/subtract result as BCD code through add/subtract instructions using the A register as the operand.

The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags.

The BCDADJ register is read by an 8-bit memory manipulation instruction.

Reset input sets this register to undefined.

Figure 28-1. Format of BCD Correction Result Register (BCDADJ)

Address: F00	FEH	After reset: undefined		R						
Symbol		7	6	5	4	3	2	1	0	
BCDADJ										

28.3 BCD Correction Circuit Operation

The basic operation of the BCD correction circuit is as follows.

(1) Addition: Calculating the result of adding a BCD code value and another BCD code value by using a BCD code value

- <1> The BCD code value to which addition is performed is stored in the A register.
- <2> By adding the value of the A register and the second operand (value of one more BCD code to be added) as are in binary, the binary operation result is stored in the A register and the correction value is stored in the BCD correction result register (BCDADJ).
- <3> Decimal correction is performed by adding in binary the value of the A register (addition result in binary) and the BCDADJ register (correction value), and the correction result is stored in the A register and CY flag.

Caution The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.

An example is shown below.

Examples 1: 99 + 89 = 188

Instruction		A Register	CY Flag	AC Flag	BCDADJ Register
MOV A, #99H	; <1>	99H	_	-	-
ADD A, #89H	; <2>	22H	1	1	66H
ADD A, !BCDADJ	; <3>	88H	1	0	-

Examples 2: 85 + 15 = 100

Instruction		A Register	CY Flag	AC Flag	BCDADJ Register
MOV A, #85H	; <1>	85H	-	_	_
ADD A, #15H	; <2>	9AH	0	0	66H
ADD A, !BCDADJ	; <3>	00H	1	1	_

Examples 3: 80 + 80 = 160

Instruction		A Register	CY Flag	AC Flag	BCDADJ Register
MOV A, #80H	; <1>	80H	-	-	_
ADD A, #80H	; <2>	00H	1	0	60H
ADD A, !BCDADJ	; <3>	60H	1	0	_

(2) Subtraction: Calculating the result of subtracting a BCD code value from another BCD code value by using a BCD code value

- <1> The BCD code value from which subtraction is performed is stored in the A register.
- <2> By subtracting the value of the second operand (value of BCD code to be subtracted) from the A register as is in binary, the calculation result in binary is stored in the A register, and the correction value is stored in the BCD correction result register (BCDADJ).
- <3> Decimal correction is performed by subtracting the value of the BCDADJ register (correction value) from the A register (subtraction result in binary) in binary, and the correction result is stored in the A register and CY flag.

Caution The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.

An example is shown below.

Example: 91 - 52 = 39

Instruction		A Register	CY Flag	AC Flag	BCDADJ Register
MOV A, #91H	; <1>	91H	ı	ı	-
SUB A, #52H	; <2>	3FH	0	1	06H
SUB A, !BCDADJ	; <3>	39H	0	0	_

CHAPTER 29 INSTRUCTION SET

This chapter lists the instructions in the RL78 microcontroller instruction set. For details of each operation and operation code, refer to the separate document RL78 Family User's Manual: software (R01US0015).

29.1 Conventions Used in Operation List

29.1.1 Operand identifiers and specification methods

Operands are described in the "Operand" column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more description methods, select one of them. Alphabetic letters in capitals and the symbols, #, !, !!, \$, \$!, [], and ES: are keywords and are described as they are. Each symbol has the following meaning.

- #: Immediate data specification
- !: 16-bit absolute address specification
- !!: 20-bit absolute address specification
- \$: 8-bit relative address specification
- \$!: 16-bit relative address specification
- []: Indirect address specification
- ES:: Extension address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #, !, !!, \$, \$!, [], and ES: symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Table 29-1. Operand Identifiers and Specification Methods

Identifier	Description Method
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7)
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special-function register symbol (SFR symbol) FFF00H to FFFFFH
sfrp	Special-function register symbols (16-bit manipulatable SFR symbol. Even addresses only ^{Note}) FFF00H to
	FFFFFH
saddr	FFE20H to FFF1FH Immediate data or labels
saddrp	FFE20H to FF1FH Immediate data or labels (even addresses only ^{Note})
addr20	00000H to FFFFFH Immediate data or labels
addr16	0000H to FFFFH Immediate data or labels (only even addresses for 16-bit data transfer instructions ^{Note})
addr5	0080H to 00BFH Immediate data or labels (even addresses only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label
RBn	RB0 to RB3

Note Bit 0 = 0 when an odd address is specified.

Remark The special function registers can be described to operand sfr as symbols. See Table 3-5 SFR List for the symbols of the special function registers. The extended special function registers can be described to operand !addr16 as symbols. See Table 3-6 Extended SFR (2nd SFR) List for the symbols of the extended special function registers.

29.1.2 Description of operation column

The operation when the instruction is executed is shown in the "Operation" column using the following symbols.

Table 29-2. Symbols in "Operation" Column

Symbol	Function
А	A register; 8-bit accumulator
Х	X register
В	B register
С	C register
D	D register
E	E register
Н	H register
L	L register
ES	ES register
cs	CS register
AX	AX register pair; 16-bit accumulator
ВС	BC register pair
DE	DE register pair
HL	HL register pair
PC	Program counter
SP	Stack pointer
PSW	Program status word
CY	Carry flag
AC	Auxiliary carry flag
Z	Zero flag
RBS	Register bank select flag
IE	Interrupt request enable flag
()	Memory contents indicated by address or register contents in parentheses
XH, XL	16-bit registers: X _H = higher 8 bits, X _L = lower 8 bits
Xs, XH, XL	20-bit registers: Xs = (bits 19 to 16), XH = (bits 15 to 8), XL = (bits 7 to 0)
^	Logical product (AND)
V	Logical sum (OR)
∀	Exclusive logical sum (exclusive OR)
_	Inverted data
addr5	16-bit immediate data (even addresses only in 0080H to 00BFH)
addr16	16-bit immediate data
addr20	20-bit immediate data
jdisp8	Signed 8-bit data (displacement value)
jdisp16	Signed 16-bit data (displacement value)

29.1.3 Description of flag operation column

The change of the flag value when the instruction is executed is shown in the "Flag" column using the following symbols.

Table 29-3. Symbols in "Flag" Column

Symbol	Change of Flag Value
(Blank)	Unchanged
0	Cleared to 0
1	Set to 1
×	Set/cleared according to the result
R	Previously saved value is restored

29.1.4 PREFIX instruction

Instructions with "ES:" have a PREFIX operation code as a prefix to extend the accessible data area to the 1 MB space (00000H to FFFFFH), by adding the ES register value to the 64 KB space from F0000H to FFFFFH. When a PREFIX operation code is attached as a prefix to the target instruction, only one instruction immediately after the PREFIX operation code is executed as the addresses with the ES register value added.

A interrupt and DMA transfer are not acknowledged between a PREFIX instruction code and the instruction immediately after.

Table 29-4. Use Example of PREFIX Operation Code

Instruction			Opcode		
	1	2	3	4	5
MOV !addr16, #byte	CFH	!add	dr16	#byte	_
MOV ES:!addr16, #byte	11H	CFH	!add	dr16	#byte
MOV A, [HL]	8BH	_	_	-	-
MOV A, ES:[HL]	11H	8BH	_	_	_

Caution Set the ES register value with MOV ES, A, etc., before executing the PREFIX instruction.

29.2 Operation List

Table 29-5. Operation List (1/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	3
Group				Note 1	Note 2		Z	AC	CY
8-bit data	MOV	r, #byte	2	1	_	$r \leftarrow \text{byte}$			
transfer		PSW, #byte	3	3	_	PSW ← byte	×	×	×
		CS, #byte	3	1	_	CS ← byte			
		ES, #byte	2	1	_	ES ← byte			
		!addr16, #byte	4	1	_	(addr16) ← byte			
		ES:!addr16, #byte	5	2	_	(ES, addr16) ← byte			
		saddr, #byte	3	1	_	(saddr) ← byte			
		sfr, #byte	3	1	_	$sfr \leftarrow byte$			
		[DE+byte], #byte	3	1	_	$(DE+byte) \leftarrow byte$			
		ES:[DE+byte],#byte	4	2	_	$((ES,DE)+byte) \leftarrow byte$			
		[HL+byte], #byte	3	1	_	(HL+byte) ← byte			
		ES:[HL+byte],#byte	4	2	_	$((ES,HL)+byte) \leftarrow byte$			
		[SP+byte], #byte	3	1	_	(SP+byte) ← byte			
		word[B], #byte	4	1	_	$(B\text{+}word) \leftarrow byte$			
		ES:word[B], #byte	5	2	_	$((ES, B)+word) \leftarrow byte$			
		word[C], #byte	4	1	_	$(C+word) \leftarrow byte$			
		ES:word[C], #byte	5	2	_	$((ES, C)+word) \leftarrow byte$			
		word[BC], #byte	4	1	_	$(BC+word) \leftarrow byte$			
		ES:word[BC], #byte	5	2	_	$((ES, BC)+word) \leftarrow byte$			
		A, r Note 3	1	1	_	$A \leftarrow r$			
		r, A Note 3	1	1	_	$r \leftarrow A$			
		A, PSW	2	1	_	$A \leftarrow PSW$			
		PSW, A	2	3	_	PSW ← A	×	×	×
		A, CS	2	1	_	$A \leftarrow CS$			
		CS, A	2	1	-	CS ← A			
		A, ES	2	1	-	$A \leftarrow ES$			
		ES, A	2	1	-	ES ← A			
		A, !addr16	3	1	4	A ← (addr16)			
		A, ES:!addr16	4	2	5	A ← (ES, addr16)			
		!addr16, A	3	1	_	(addr16) ← A			
		ES:!addr16, A	4	2	_	(ES, addr16) ← A			
		A, saddr	2	1	_	$A \leftarrow (saddr)$			
		saddr, A	2	1	_	(saddr) ← A			

- **Notes 1.** Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
 - 3. Except r = A

Table 29-5. Operation List (2/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation	F	Flag
Group				Note 1	Note 2		Z	AC CY
8-bit data	MOV	A, sfr	2	1	_	$A \leftarrow sfr$		
transfer		sfr, A	2	1		$sfr \leftarrow A$		
		A, [DE]	1	1	4	$A \leftarrow (DE)$		
		[DE], A	1	1	_	$(DE) \leftarrow A$		
		A, ES:[DE]	2	2	5	$A \leftarrow (ES, DE)$		
		ES:[DE], A	2	2	_	(ES, DE) ← A		
		A, [HL]	1	1	4	$A \leftarrow (HL)$		
		[HL], A	1	1	_	$(HL) \leftarrow A$		
		A, ES:[HL]	2	2	5	$A \leftarrow (ES, HL)$		
		ES:[HL], A	2	2	_	$(ES,HL) \leftarrow A$		
		A, [DE+byte]	2	1	4	$A \leftarrow (DE + byte)$		
		[DE+byte], A	2	1	_	(DE + byte) ← A		
		A, ES:[DE+byte]	3	2	5	$A \leftarrow ((ES, DE) + byte)$		
		ES:[DE+byte], A	3	2	_	$((ES,DE) + byte) \leftarrow A$		
		A, [HL+byte]	2	1	4	$A \leftarrow (HL + byte)$		
		[HL+byte], A	2	1	_	$(HL + byte) \leftarrow A$		
		A, ES:[HL+byte]	3	2	5	$A \leftarrow ((ES, HL) + byte)$		
		ES:[HL+byte], A	3	2	-	$((ES,HL)+byte) \leftarrow A$		
		A, [SP+byte]	2	1	-	$A \leftarrow (SP + byte)$		
		[SP+byte], A	2	1	-	(SP + byte) ← A		
		A, word[B]	3	1	4	$A \leftarrow (B + word)$		
		word[B], A	3	1	-	$(B + word) \leftarrow A$		
		A, ES:word[B]	4	2	5	$A \leftarrow ((ES, B) + word)$		
		ES:word[B], A	4	2	_	$((ES,B)+word) \leftarrow A$		
		A, word[C]	3	1	4	$A \leftarrow (C + word)$		
		word[C], A	3	1	-	$(C + word) \leftarrow A$		
		A, ES:word[C]	4	2	5	$A \leftarrow ((ES, C) + word)$		
		ES:word[C], A	4	2	-	$((ES,C)+word)\leftarrowA$		
		A, word[BC]	3	1	4	$A \leftarrow (BC + word)$		
		word[BC], A	3	1	_	$(BC + word) \leftarrow A$		
		A, ES:word[BC]	4	2	5	$A \leftarrow ((ES, BC) + word)$		
		ES:word[BC], A	4	2	_	$((ES,BC)+word) \leftarrow A$		

- **Notes 1.** Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Table 29-5. Operation List (3/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation	Flag
Group				Note 1	Note 2		Z AC CY
8-bit data	MOV	A, [HL+B]	2	1	4	$A \leftarrow (HL + B)$	
transfer		[HL+B], A	2	1	_	$(HL + B) \leftarrow A$	
		A, ES:[HL+B]	3	2	5	$A \leftarrow ((ES, HL) + B)$	
		ES:[HL+B], A	3	2	_	$((ES,HL)+B) \leftarrow A$	
		A, [HL+C]	2	1	4	$A \leftarrow (HL + C)$	
		[HL+C], A	2	1	-	$(HL + C) \leftarrow A$	
		A, ES:[HL+C]	3	2	5	$A \leftarrow ((ES, HL) + C)$	
		ES:[HL+C], A	3	2		$((ES,HL)\!+\!C)\leftarrowA$	
		X, !addr16	3	1	4	$X \leftarrow (addr16)$	
		X, ES:!addr16	4	2	5	$X \leftarrow (ES, addr16)$	
		X, saddr	2	1	-	$X \leftarrow (saddr)$	
		B, !addr16	3	1	4	$B \leftarrow (addr16)$	
		B, ES:!addr16	4	2	5	$B \leftarrow (ES, addr16)$	
		B, saddr	2	1	=	$B \leftarrow (saddr)$	
		C, !addr16	3	1	4	$C \leftarrow (addr16)$	
		C, ES:!addr16	4	2	5	$C \leftarrow (ES, addr16)$	
		C, saddr	2	1	_	$C \leftarrow (saddr)$	
		ES, saddr	3	1	_	$ES \leftarrow (saddr)$	
	ХСН	A, r Note 3	1 (r = X) 2 (other than r = X)	1	_	$A \longleftrightarrow r$	
		A, !addr16	4	2	_	$A \longleftrightarrow (addr16)$	
		A, ES:!addr16	5	3	_	$A \longleftrightarrow (ES, addr16)$	
		A, saddr	3	2	_	$A \longleftrightarrow (saddr)$	
		A, sfr	3	2	_	$A \longleftrightarrow sfr$	
		A, [DE]	2	2	_	$A \longleftrightarrow (DE)$	
		A, ES:[DE]	3	3	_	$A \longleftrightarrow (ES,DE)$	
		A, [HL]	2	2	_	$A \longleftrightarrow (HL)$	
		A, ES:[HL]	3	3	_	$A \longleftrightarrow (ES,HL)$	
		A, [DE+byte]	3	2	_	$A \longleftrightarrow (DE + byte)$	
		A, ES:[DE+byte]	4	3	_	$A \longleftrightarrow ((ES,DE) + byte)$	
		A, [HL+byte]	3	2	_	$A \longleftrightarrow (HL + byte)$	
		A, ES:[HL+byte]	4	3	_	$A \longleftrightarrow ((ES,HL)+byte)$	

- **Notes 1.** Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
 - 3. Except r = A

Table 29-5. Operation List (4/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation	F	lag
Group				Note 1	Note 2		Z	AC CY
8-bit data	XCH	A, [HL+B]	2	2	-	$A \longleftrightarrow (HL+B)$		
transfer		A, ES:[HL+B]	3	3	-	$A \longleftrightarrow ((ES,HL)+B)$		
		A, [HL+C]	2	2	_	$A \longleftrightarrow (HL+C)$		
		A, ES:[HL+C]	3	3	_	$A \longleftrightarrow ((ES,HL) \mathord{+} C)$		
	ONEB	Α	1	1	_	A ← 01H		
		X	1	1	_	X ← 01H		
		В	1	1	_	B ← 01H		
		С	1	1	_	C ← 01H		
		!addr16	3	1	-	(addr16) ← 01H		
		ES:!addr16	4	2	_	(ES, addr16) ← 01H		
		saddr	2	1	_	(saddr) ← 01H		
	CLRB	Α	1	1	_	A ← 00H		
		Х	1	1	_	X ← 00H		
		В	1	1	_	B ← 00H		
		С	1	1	_	C ← 00H		
		!addr16	3	1	_	(addr16) ← 00H		
		ES:!addr16	4	2	_	(ES,addr16) ← 00H		
		saddr	2	1	_	(saddr) ← 00H		
	MOVS	[HL+byte], X	3	1	_	(HL+byte) ← X	×	×
		ES:[HL+byte], X	4	2	-	(ES, HL+byte) ← X	×	×
16-bit	MOVW	rp, #word	3	1	-	$rp \leftarrow word$		
data transfer		saddrp, #word	4	1	-	(saddrp) ← word		
transier		sfrp, #word	4	1	_	$sfrp \leftarrow word$		
		AX, rp Note 3	1	1	-	$AX \leftarrow rp$		
		rp, AX Note 3	1	1	-	$rp \leftarrow AX$		
		AX, !addr16	3	1	4	AX ← (addr16)		
		!addr16, AX	3	1	-	(addr16) ← AX		
		AX, ES:!addr16	4	2	5	AX ← (ES, addr16)		
		ES:!addr16, AX	4	2	_	(ES, addr16) ← AX		
		AX, saddrp	2	1	-	AX ← (saddrp)		
		saddrp, AX	2	1	_	(saddrp) ← AX		
		AX, sfrp	2	1	_	AX ← sfrp		
		sfrp, AX	2	1	_	sfrp ← AX		

- **Notes 1.** Number of CPU clocks (fclk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
 - 3. Except rp = AX



Table 29-5. Operation List (5/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag
Group				Note 1	Note 2		Z	AC CY
16-bit	MOVW	AX, [DE]	1	1	4	$AX \leftarrow (DE)$		
data transfer		[DE], AX	1	1	_	$(DE) \leftarrow AX$		
transier		AX, ES:[DE]	2	2	5	$AX \leftarrow (ES,DE)$		
		ES:[DE], AX	2	2	_	$(ES,DE) \leftarrow AX$		
		AX, [HL]	1	1	4	$AX \leftarrow (HL)$		
		[HL], AX	1	1	_	$(HL) \leftarrow AX$		
		AX, ES:[HL]	2	2	5	$AX \leftarrow (ES, HL)$		
		ES:[HL], AX	2	2	_	$(ES,HL) \leftarrow AX$		
		AX, [DE+byte]	2	1	4	$AX \leftarrow (DE+byte)$		
		[DE+byte], AX	2	1	_	(DE+byte) ← AX		
		AX, ES:[DE+byte]	3	2	5	$AX \leftarrow ((ES, DE) + byte)$		
		ES:[DE+byte], AX	3	2	_	$((ES,DE) + byte) \leftarrow AX$		
		AX, [HL+byte]	2	1	4	$AX \leftarrow (HL + byte)$		
		[HL+byte], AX	2	1	_	$(HL + byte) \leftarrow AX$		
		AX, ES:[HL+byte]	3	2	5	$AX \leftarrow ((ES, HL) + byte)$		
		ES:[HL+byte], AX	3	2	_	$((ES,HL)+byte) \leftarrow AX$		
		AX, [SP+byte]	2	1	_	$AX \leftarrow (SP + byte)$		
		[SP+byte], AX	2	1	-	$(SP + byte) \leftarrow AX$		
		AX, word[B]	3	1	4	$AX \leftarrow (B + word)$		
		word[B], AX	3	1	-	$(B+word) \leftarrow AX$		
		AX, ES:word[B]	4	2	5	$AX \leftarrow ((ES,B)+word)$		
		ES:word[B], AX	4	2	-	$((ES,B)+word) \leftarrow AX$		
		AX, word[C]	3	1	4	$AX \leftarrow (C + word)$		
		word[C], AX	3	1	-	$(C + word) \leftarrow AX$		
		AX, ES:word[C]	4	2	5	$AX \leftarrow ((ES,C)+word)$		
		ES:word[C], AX	4	2	_	$((ES,C)+word) \leftarrow AX$		
		AX, word[BC]	3	1	4	$AX \leftarrow (BC + word)$		
		word[BC], AX	3	1	_	$(BC + word) \leftarrow AX$		
		AX, ES:word[BC]	4	2	5	$AX \leftarrow ((ES,BC)+word)$		
		ES:word[BC], AX	4	2	_	$((ES,BC)+word)\leftarrowAX$		

- **Notes 1.** Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Table 29-5. Operation List (6/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	l
Group				Note 1	Note 2		Z	AC	CY
16-bit	MOVW	BC, !addr16	3	1	4	BC ← (addr16)			
data transfer		BC, ES:!addr16	4	2	5	BC ← (ES, addr16)			
uansiei		DE, !addr16	3	1	4	DE ← (addr16)			
		DE, ES:!addr16	4	2	5	DE ← (ES, addr16)			
		HL, !addr16	3	1	4	HL ← (addr16)			
		HL, ES:!addr16	4	2	5	HL ← (ES, addr16)			
		BC, saddrp	2	1	_	$BC \leftarrow (saddrp)$			
		DE, saddrp	2	1	-	$DE \leftarrow (saddrp)$			
		HL, saddrp	2	1	_	$HL \leftarrow (saddrp)$			
	XCHW	AX, rp Note 3	1	1	_	$AX \longleftrightarrow rp$			
	ONEW	AX	1	1	-	AX ← 0001H			
		ВС	1	1	-	BC ← 0001H			
	CLRW	AX	1	1	-	AX ← 0000H			
		ВС	1	1	_	BC ← 0000H			
8-bit	ADD	A, #byte	2	1	-	A, CY ← A + byte	×	×	×
operation		saddr, #byte	3	2	-	$(saddr),CY \leftarrow (saddr) \text{+} byte$	×	×	×
		A, r Note 4	2	1	-	$A, CY \leftarrow A + r$	×	×	×
		r, A	2	1	-	$r,CY\leftarrow r+A$	×	×	×
		A, !addr16	3	1	4	$A, CY \leftarrow A + (addr16)$	×	×	×
		A, ES:!addr16	4	2	5	$A,CY \leftarrow A + (ES,addr16)$	×	×	×
		A, saddr	2	1		$A,CY \leftarrow A + (saddr)$	×	×	×
		A, [HL]	1	1	4	$A, CY \leftarrow A+ (HL)$	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A + (ES,HL)$	×	×	×
		A, [HL+byte]	2	1	4	$A, CY \leftarrow A + (HL+byte)$	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A + ((ES,HL) +byte)$	×	×	×
		A, [HL+B]	2	1	4	$A, CY \leftarrow A + (HL+B)$	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A+((ES,HL)+B)$	×	×	×
		A, [HL+C]	2	1	4	$A, CY \leftarrow A + (HL+C)$	×	×	×
		A, ES:[HL+C]	3	2	5	A,CY ← A + ((ES, HL) + C)	×	×	×

- **Notes 1.** Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
 - 3. Except rp = AX
 - **4.** Except r = A

Table 29-5. Operation List (7/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	3
Group				Note 1	Note 2		Z	AC	CY
8-bit	ADDC	A, #byte	2	1	-	A, CY ← A+byte+CY	×	×	×
operation		saddr, #byte	3	2	_	(saddr), $CY \leftarrow$ (saddr) +byte+ CY	×	×	×
		A, r Note 3	2	1	_	$A, CY \leftarrow A + r + CY$	×	×	×
		r, A	2	1	_	$r, CY \leftarrow r + A + CY$	×	×	×
		A, !addr16	3	1	4	A, CY ← A + (addr16)+CY	×	×	×
		A, ES:!addr16	4	2	5	A, CY ← A + (ES, addr16)+CY	×	×	×
		A, saddr	2	1	_	A, CY ← A + (saddr)+CY	×	×	×
		A, [HL]	1	1	4	A, CY ← A+ (HL) + CY	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A+ \; (ES,HL) + CY$	×	×	×
		A, [HL+byte]	2	1	4	A, CY ← A+ (HL+byte) + CY	×	×	×
		A, ES:[HL+byte]	3	2	5	A,CY ← A+ ((ES, HL)+byte) + CY	×	×	×
		A, [HL+B]	2	1	4	A, CY ← A+ (HL+B) +CY	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A+((ES,HL)+B)+CY$	×	×	×
		A, [HL+C]	2	1	4	A, CY ← A+ (HL+C)+CY	×	×	×
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A+((ES,HL)+C)+CY$	×	×	×
	SUB	A, #byte	2	1	_	A, $CY \leftarrow A - byte$	×	×	×
		saddr, #byte	3	2	_	(saddr), CY \leftarrow (saddr) – byte	×	×	×
		A, r Note 3	2	1	_	A, $CY \leftarrow A - r$	×	×	×
		r, A	2	1	_	$r, CY \leftarrow r - A$	×	×	×
		A, !addr16	3	1	4	A, CY ← A − (addr16)	×	×	×
		A, ES:!addr16	4	2	5	A, CY ← A − (ES, addr16)	×	×	×
		A, saddr	2	1	_	$A,CY \leftarrow A - (saddr)$	×	×	×
		A, [HL]	1	1	4	$A, CY \leftarrow A - (HL)$	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A - (ES, HL)$	×	×	×
		A, [HL+byte]	2	1	4	A, CY \leftarrow A – (HL+byte)	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A - ((ES,HL) +byte)$	×	×	×
		A, [HL+B]	2	1	4	$A, CY \leftarrow A - (HL+B)$	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A - ((ES, HL) + B)$	×	×	×
		A, [HL+C]	2	1	4	$A, CY \leftarrow A - (HL+C)$	×	×	×
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A - ((ES, HL)+C)$	×	×	×

- **Notes 1.** Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
 - 3. Except r = A

Table 29-5. Operation List (8/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Fla	3
Group				Note 1	Note 2		Z	AC	CY
8-bit	SUBC	A, #byte	2	1	_	$A,CY \leftarrow A-byte-CY$	×	×	×
operation		saddr, #byte	3	2	_	(saddr), $CY \leftarrow (saddr) - byte - CY$	×	×	×
		A, r Note 3	2	1	_	$A, CY \leftarrow A - r - CY$	×	×	×
		r, A	2	1	_	$r,CY \leftarrow r-A-CY$	×	×	×
		A, !addr16	3	1	4	$A,CY \leftarrow A - (addr16) - CY$	×	×	×
		A, ES:!addr16	4	2	5	$A,CY \leftarrow A - (ES,addr16) - CY$	×	×	×
		A, saddr	2	1	_	$A,CY \leftarrow A - (saddr) - CY$	×	×	×
		A, [HL]	1	1	4	$A, CY \leftarrow A - (HL) - CY$	×	×	×
		A, ES:[HL]	2	2	5	$A,CY \leftarrow A - (ES,HL) - CY$	×	×	×
		A, [HL+byte]	2	1	4	$A,CY \leftarrow A - (HL+byte) - CY$	×	×	×
		A, ES:[HL+byte]	3	2	5	$A,CY \leftarrow A - ((ES, HL) + byte) - CY$	×	×	×
		A, [HL+B]	2	1	4	$A, CY \leftarrow A - (HL+B) - CY$	×	×	×
		A, ES:[HL+B]	3	2	5	$A,CY \leftarrow A - ((ES, HL) + B) - CY$	×	×	×
		A, [HL+C]	2	1	4	$A,CY \leftarrow A - (HL+C) - CY$	×	×	×
		A, ES:[HL+C]	3	2	5	$A,CY \leftarrow A - ((ES:HL) {+} C) - CY$	×	×	×
	AND	A, #byte	2	1	_	$A \leftarrow A \wedge \text{byte}$	×		
		saddr, #byte	3	2	_	$(saddr) \leftarrow (saddr) \land byte$	×		
		A, r Note 3	2	1	_	$A \leftarrow A \wedge r$	×		
		r, A	2	1	_	$R \leftarrow r \wedge A$	×		
		A, !addr16	3	1	4	$A \leftarrow A \wedge (addr16)$	×		
		A, ES:!addr16	4	2	5	$A \leftarrow A \wedge (ES:addr16)$	×		
		A, saddr	2	1	_	$A \leftarrow A \wedge (saddr)$	×		
		A, [HL]	1	1	4	$A \leftarrow A \wedge (HL)$	×		
		A, ES:[HL]	2	2	5	$A \leftarrow A \wedge (ES:HL)$	×		
		A, [HL+byte]	2	1	4	$A \leftarrow A \wedge (HL + byte)$	×		
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \wedge ((ES:HL) + byte)$	×		
		A, [HL+B]	2	1	4	$A \leftarrow A \wedge (HL+B)$	×		
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \wedge ((ES:HL)+B)$	×		
		A, [HL+C]	2	1	4	$A \leftarrow A \wedge (HL+C)$	×		
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \wedge ((ES:HL) + C)$	×	_	_

- **Notes 1.** Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
 - 3. Except r = A

Table 29-5. Operation List (9/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation	F	lag
Group				Note 1	Note 2		Z	AC CY
8-bit	OR	A, #byte	2	1	-	A ← A√byte	×	
operation		saddr, #byte	3	2	_	$(saddr) \leftarrow (saddr) \lor byte$	×	
		A, r Note 3	2	1	_	$A \leftarrow A \lor r$	×	
		r, A	2	1	_	$r \leftarrow r \lor A$	×	
		A, !addr16	3	1	4	$A \leftarrow A \lor (addr16)$	×	
		A, ES:!addr16	4	2	5	$A \leftarrow A \lor (ES:addr16)$	×	
		A, saddr	2	1	_	$A \leftarrow A \lor (saddr)$	×	
		A, [HL]	1	1	4	$A \leftarrow A \mathord{\vee} (H)$	×	
		A, ES:[HL]	2	2	5	$A \leftarrow A \mathord{\vee} (ES \mathord{:} HL)$	×	
		A, [HL+byte]	2	1	4	$A \leftarrow A \lor (HL+byte)$	×	
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \lor ((ES:HL) + byte)$	×	
		A, [HL+B]	2	1	4	$A \leftarrow A \lor (HL + B)$	×	
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \lor ((ES:HL) + B)$	×	
		A, [HL+C]	2	1	4	$A \leftarrow A \lor (HL + C)$	×	
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \mathord{\vee} ((ES \mathord{:} HL) \mathord{+} C)$	×	
	XOR	A, #byte	2	1	-	A ← A⊷byte	×	
		saddr, #byte	3	2	_	$(saddr) \leftarrow (saddr) + byte$	×	
		A, r Note 3	2	1	-	$A \leftarrow A + r$	×	
		r, A	2	1	_	$r \leftarrow r + A$	×	
		A, !addr16	3	1	4	A ← A⊶(addr16)	×	
		A, ES:!addr16	4	2	5	A ← A⊶(ES:addr16)	×	
		A, saddr	2	1	=	A ← A ∨ (saddr)	×	
		A, [HL]	1	1	4	$A \leftarrow A \!$	×	
		A, ES:[HL]	2	2	5	$A \leftarrow A \!$	×	
		A, [HL+byte]	2	1	4	$A \leftarrow A \!$	×	
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \!$	×	
		A, [HL+B]	2	1	4	$A \leftarrow A + (HL + B)$	×	
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \!$	×	
		A, [HL+C]	2	1	4	$A \leftarrow A \!$	×	
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \cancel{\leftarrow} ((ES : HL) + C)$	×	

- **Notes 1.** Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
 - 3. Except r = A

Table 29-5. Operation List (10/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	J
Group				Note 1	Note 2		Z	AC	CY
8-bit	CMP	A, #byte	2	1	-	A – byte	×	×	×
operation		!addr16, #byte	4	1	4	(addr16) – byte	×	×	×
		ES:!addr16, #byte	5	2	5	(ES:addr16) – byte	×	×	×
		saddr, #byte	3	1	_	(saddr) – byte	×	×	×
		A, r Note3	2	1	_	A – r	×	×	×
		r, A	2	1	_	r – A	×	×	×
		A, !addr16	3	1	4	A – (addr16)	×	×	×
		A, ES:!addr16	4	2	5	A – (ES:addr16)	×	×	×
		A, saddr	2	1	-	A – (saddr)	×	×	×
		A, [HL]	1	1	4	A – (HL)	×	×	×
		A, ES:[HL]	2	2	5	A – (ES:HL)	×	×	×
		A, [HL+byte]	2	1	4	A – (HL+byte)	×	×	×
		A, ES:[HL+byte]	3	2	5	A – ((ES:HL)+byte)	×	×	×
		A, [HL+B]	2	1	4	A – (HL+B)	×	×	×
		A, ES:[HL+B]	3	2	5	A – ((ES:HL)+B)	×	×	×
		A, [HL+C]	2	1	4	A – (HL+C)	×	×	×
		A, ES:[HL+C]	3	2	5	A – ((ES:HL)+C)	×	×	×
	CMP0	Α	1	1	-	A – 00H	×	0	0
		Х	1	1	_	X – 00H	×	0	0
		В	1	1	_	B – 00H	×	0	0
		С	1	1	-	C – 00H	×	0	0
		!addr16	3	1	4	(addr16) – 00H	×	0	0
		ES:!addr16	4	2	5	(ES:addr16) – 00H	×	0	0
		saddr	2	1		(saddr) – 00H	×	0	0
	CMPS	X, [HL+byte]	3	1	4	X – (HL+byte)	×	×	×
		X, ES:[HL+byte]	4	2	5	X – ((ES:HL)+byte)	×	×	×

- **Notes 1.** Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
 - 3. Except r = A

Table 29-5. Operation List (11/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	J
Group				Note 1	Note 2		Z	AC	CY
16-bit	ADDW	AX, #word	3	1	-	$AX, CY \leftarrow AX+word$	×	×	×
operation		AX, AX	1	1	_	$AX, CY \leftarrow AX + AX$	×	×	×
		AX, BC	1	1	_	$AX, CY \leftarrow AX+BC$	×	×	×
		AX, DE	1	1	_	$AX, CY \leftarrow AX+DE$	×	×	×
		AX, HL	1	1	-	$AX, CY \leftarrow AX\text{+}HL$	×	×	×
		AX, !addr16	3	1	4	$AX,CY \leftarrow AX+(addr16)$	×	×	×
		AX, ES:!addr16	4	2	5	$AX,CY \leftarrow AX+(ES:addr16)$	×	×	×
		AX, saddrp	2	1	-	$AX,CY \leftarrow AX+(saddrp)$	×	×	×
		AX, [HL+byte]	3	1	4	$AX,CY \leftarrow AX+(HL+byte)$	×	×	×
		AX, ES: [HL+byte]	4	2	5	$AX,CY \leftarrow AX+((ES:HL)+byte)$	×	×	×
	SUBW	AX, #word	3	1	-	$AX,CY\leftarrowAX-word$	×	×	×
		AX, BC	1	1	_	$AX,CY\leftarrowAX-BC$	×	×	×
		AX, DE	1	1	-	$AX,CY\leftarrowAX-DE$	×	×	×
		AX, HL	1	1	-	$AX,CY\leftarrowAX-HL$	×	×	×
		AX, !addr16	3	1	4	$AX,CY\leftarrowAX-(addr16)$	×	×	×
		AX, ES:!addr16	4	2	5	$AX,CY \leftarrow AX - (ES : addr16)$	×	×	×
		AX, saddrp	2	1	-	$AX,CY \leftarrow AX - (saddrp)$	×	×	×
		AX, [HL+byte]	3	1	4	$AX,CY \leftarrow AX - (HL+byte)$	×	×	×
		AX, ES: [HL+byte]	4	2	5	$AX,CY \leftarrow AX - ((ES:HL)+byte)$	×	×	×
	CMPW	AX, #word	3	1	-	AX – word	×	×	×
		AX, BC	1	1	-	AX – BC	×	×	×
		AX, DE	1	1	-	AX – DE	×	×	×
		AX, HL	1	1	-	AX – HL	×	×	×
		AX, !addr16	3	1	4	AX – (addr16)	×	×	×
		AX, ES:!addr16	4	2	5	AX – (ES:addr16)	×	×	×
		AX, saddrp	2	1	_	AX – (saddrp)	×	×	×
		AX, [HL+byte]	3	1	4	AX – (HL+byte)	×	×	×
		AX, ES: [HL+byte]	4	2	5	AX – ((ES:HL)+byte)	×	×	×
Multiply	MULU	Х	1	1	-	$AX \leftarrow A \times X$			

Notes 1. Number of CPU clocks (fcLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

^{2.} Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Table 29-5. Operation List (12/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag
Group				Note 1	Note 2		Z	AC CY
Increment/	INC	r	1	1	_	r ← r+1	×	×
decrement		!addr16	3	2	-	(addr16) ← (addr16)+1	×	×
		ES:!addr16	4	3	_	(ES, addr16) ← (ES, addr16)+1	×	×
		saddr	2	2	-	$(saddr) \leftarrow (saddr) + 1$	×	×
		[HL+byte]	3	2	-	(HL+byte) ← (HL+byte)+1	×	×
		ES: [HL+byte]	4	3	-	$((ES:HL) +byte) \leftarrow ((ES:HL) +byte) + 1$	×	×
	DEC	r	1	1	_	r ← r − 1	×	×
		!addr16	3	2	_	$(addr16) \leftarrow (addr16) - 1$	×	×
		ES:!addr16	4	3	-	(ES, addr16) \leftarrow (ES, addr16) -1	×	×
		saddr	2	2	-	$(saddr) \leftarrow (saddr) - 1$	×	×
		[HL+byte]	3	2	-	$(HL+byte) \leftarrow (HL+byte) - 1$	×	×
		ES: [HL+byte]	4	3	-	$((ES:HL) +byte) \leftarrow ((ES:HL) +byte) \ -1$	×	×
	INCW	rp	1	1	-	rp ← rp+1		
		!addr16	3	2	-	$(addr16) \leftarrow (addr16)+1$		
		ES:!addr16	4	3	_	(ES, addr16) ← (ES, addr16)+1		
		saddrp	2	2	_	$(saddrp) \leftarrow (saddrp)+1$		
		[HL+byte]	3	2	_	(HL+byte) ← (HL+byte)+1		
		ES: [HL+byte]	4	3	_	$((ES:HL) +byte) \leftarrow ((ES:HL) +byte) + 1$		
	DECW	rp	1	1	-	$rp \leftarrow rp - 1$		
		!addr16	3	2	-	(addr16) ← (addr16) − 1		
		ES:!addr16	4	3	-	(ES, addr16) ← (ES, addr16) – 1		
		saddrp	2	2	-	$(saddrp) \leftarrow (saddrp) - 1$		
		[HL+byte]	3	2	-	$(HL+byte) \leftarrow (HL+byte) - 1$		
		ES: [HL+byte]	4	3	-	$((ES:HL) +byte) \leftarrow ((ES:HL) +byte) - 1$		
Shift	SHR	A, cnt	2	1	-	$(CY \leftarrow A_0, A_{m\text{-}1} \leftarrow A_{m,} A_7 \leftarrow 0) \times cnt$		×
	SHRW	AX, cnt	2	1	-	$(CY \leftarrow AX_0, AX_{m\text{-}1} \leftarrow AX_m, AX_{15} \leftarrow 0) \; \text{\lor} cnt$		×
	SHL	A, cnt	2	1	-	$(CY \leftarrow A_7, A_m \!\leftarrow A_{m1}, A_0 \!\leftarrow 0) \times \! cnt$		×
		B, cnt	2	1	-	$(CY \leftarrow B_7,B_m \!\leftarrow B_{m\text{-}1},B_0 \!\leftarrow 0) \times \! cnt$		×
		C, cnt	2	1	_	$(CY \leftarrow C_7, C_m \leftarrow C_{m\text{-}1}, C_0 \leftarrow 0) \times cnt$		×
	SHLW	AX, cnt	2	1		$(CY \leftarrow AX_{15}, AX_m \!\leftarrow AX_{m\text{-}1}, AX_0 \!\leftarrow 0) \times \! cnt$		×
		BC, cnt	2	1	-	$(CY \leftarrow BC_{15},BC_m \leftarrow BC_{m1},BC_0 \leftarrow 0) \times cnt$		×
	SAR	A, cnt	2	1		$(CY \leftarrow A_0, A_{m\text{-}1} \leftarrow A_m, A_7 \leftarrow A_7) \times cnt$		×
	SARW	AX, cnt	2	1	_	$(CY \leftarrow AX_0,AX_{\text{m-1}} \leftarrow AX_{\text{m}},AX_{15} \!\!\leftarrow\!AX_{15}) \times\! cnt$		×

- **Notes 1.** Number of CPU clocks (fclk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
- **Remarks 1.** Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.
 - 2. cnt indicates the bit shift count.

Table 29-5. Operation List (13/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation	Flag
Group				Note 1	Note 2		Z AC CY
Rotate	ROR	A, 1	2	1	-	$(CY,A_7 \leftarrow A_0,A_{m\text{-}1} \leftarrow A_m) \times 1$	×
	ROL	A, 1	2	1	-	$(CY,A_0 \leftarrow A_7,A_{m+1} \leftarrow A_m) \times 1$	×
	RORC	A, 1	2	1	_	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m\text{-}1} \leftarrow A_m) {\times} 1$	×
	ROLC	A, 1	2	1	-	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1$	×
	ROLWC	AX,1	2	1	_	$(CY \leftarrow AX_{15}, AX_0 \leftarrow CY, AX_{m+1} \leftarrow AX_m) \times 1$	×
		BC,1	2	1	_	$(CY \leftarrow BC_{15},BC_0 \leftarrow CY,BC_{m+1} \leftarrow BC_m) \times 1$	×
Bit	MOV1	CY, A.bit	2	1	-	CY ← A.bit	×
manipulate		A.bit, CY	2	1	_	$A.bit \leftarrow CY$	
		CY, PSW.bit	3	1	-	CY ← PSW.bit	×
		PSW.bit, CY	3	4	_	$PSW.bit \leftarrow CY$	× ×
		CY, saddr.bit	3	1	-	CY ← (saddr).bit	×
		saddr.bit, CY	3	2	_	(saddr).bit ← CY	
		CY, sfr.bit	3	1	_	$CY \leftarrow sfr.bit$	×
		sfr.bit, CY	3	2	_	$sfr.bit \leftarrow CY$	
		CY,[HL].bit	2	1	4	$CY \leftarrow (HL).bit$	×
		[HL].bit, CY	2	2	_	(HL).bit ← CY	
		CY, ES:[HL].bit	3	2	5	CY ← (ES, HL).bit	×
		ES:[HL].bit, CY	3	3	_	(ES, HL).bit \leftarrow CY	
	AND1	CY, A.bit	2	1	_	$CY \leftarrow CY \land A.bit$	×
		CY, PSW.bit	3	1	_	$CY \leftarrow CY \land PSW.bit$	×
		CY, saddr.bit	3	1	_	$CY \leftarrow CY \land (saddr).bit$	×
		CY, sfr.bit	3	1	_	$CY \leftarrow CY \wedge sfr.bit$	×
		CY,[HL].bit	2	1	4	$CY \leftarrow CY \land (HL).bit$	×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \land (ES, HL).bit$	×
	OR1	CY, A.bit	2	1	_	$CY \leftarrow CY \vee A.bit$	×
		CY, PSW.bit	3	1	_	$CYX \leftarrow CY \vee \vee PSW.bit$	×
		CY, saddr.bit	3	1	_	$CY \leftarrow CY \lor (saddr).bit$	×
		CY, sfr.bit	3	1	_	$CY \leftarrow CY \vee sfr.bit$	×
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \lor (HL).bit$	×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \lor (ES, HL).bit$	×

- **Notes 1.** Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Table 29-5. Operation List (14/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation	F	lag	
Group				Note 1	Note 2		Z	AC	CY
Bit	XOR1	CY, A.bit	2	1	_	$CY \leftarrow CY \neq A.bit$			×
manipulate		CY, PSW.bit	3	1	_	$CY \leftarrow CY \neq PSW.bit$			×
		CY, saddr.bit	3	1	_	$CY \leftarrow CY \neq (saddr).bit$			×
		CY, sfr.bit	3	1	_	$CY \leftarrow CY \not \to sfr.bit$			×
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \neq (HL).bit$			×
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \neq (ES, HL).bit$			×
	SET1	A.bit	2	1	_	A.bit ← 1			
		PSW.bit	3	4	_	PSW.bit ← 1	×	×	×
		!addr16.bit	4	2	_	(addr16).bit ← 1			
		ES:!addr16.bit	5	3	_	(ES, addr16).bit \leftarrow 1			
		saddr.bit	3	2	_	(saddr).bit ← 1			
		sfr.bit	3	2	_	sfr.bit ← 1			
		[HL].bit	2	2	_	(HL).bit ← 1			
		ES:[HL].bit	3	3	_	(ES, HL).bit ← 1			
	CLR1	A.bit	2	1	-	A.bit $\leftarrow 0$			
		PSW.bit	3	4	_	$PSW.bit \leftarrow 0$	×	×	×
		!addr16.bit	4	2	_	(addr16).bit ← 0			
		ES:!addr16.bit	5	3	_	(ES, addr16).bit \leftarrow 0			
		saddr.bit	3	2	-	$(saddr).bit \leftarrow 0$			
		sfr.bit	3	2	_	$sfr.bit \leftarrow 0$			
		[HL].bit	2	2	_	(HL).bit \leftarrow 0			
		ES:[HL].bit	3	3	_	(ES, HL).bit \leftarrow 0			
	SET1	CY	2	1	_	CY ← 1			1
	CLR1	CY	2	1	_	CY ← 0			0
	NOT1	CY	2	1	-	$CY \leftarrow CY$			×

- **Notes 1.** Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed
 - 2. Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Table 29-5. Operation List (15/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag	j
Group				Note 1	Note 2		Z	AC	CY
Call/ return	CALL	rp	2	3	-	$(SP-2) \leftarrow (PC+2)s, (SP-3) \leftarrow (PC+2)H,$ $(SP-4) \leftarrow (PC+2)L, PC \leftarrow CS, rp,$ $SP \leftarrow SP-4$			
		\$!addr20	3	3	_	$(SP-2) \leftarrow (PC+3)s$, $(SP-3) \leftarrow (PC+3)H$, $(SP-4) \leftarrow (PC+3)L$, $PC \leftarrow PC+3+jdisp16$, $SP \leftarrow SP-4$			
		!addr16	3	3	_	$(SP-2) \leftarrow (PC+3)s$, $(SP-3) \leftarrow (PC+3)H$, $(SP-4) \leftarrow (PC+3)L$, $PC \leftarrow 0000$, addr16, $SP \leftarrow SP-4$			
		!!addr20	4	3	_	$\begin{split} &(SP-2) \leftarrow (PC+4)s, \ (SP-3) \leftarrow (PC+4)H, \\ &(SP-4) \leftarrow (PC+4)L, \ PC \leftarrow addr20, \\ &SP \leftarrow SP-4 \end{split}$			
	CALLT	[addr5]	2	5	-	$(SP-2) \leftarrow (PC+2)s$, $(SP-3) \leftarrow (PC+2)H$, $(SP-4) \leftarrow (PC+2)L$, $PCs \leftarrow 0000$, $PCH \leftarrow (0000, addr5+1)$, $PCL \leftarrow (0000, addr5)$, $SP \leftarrow SP-4$			
	BRK	-	2	5	-	$\begin{split} (SP-1) \leftarrow PSW, (SP-2) \leftarrow (PC+2)s, \\ (SP-3) \leftarrow (PC+2)H, (SP-4) \leftarrow (PC+2)L, \\ PCs \leftarrow 0000, \\ PCH \leftarrow (0007FH), PCL \leftarrow (0007EH), \\ SP \leftarrow SP-4, IE \leftarrow 0 \end{split}$			
	RET	-	1	6	_	$PC_L \leftarrow (SP), PC_H \leftarrow (SP+1),$ $PC_S \leftarrow (SP+2), SP \leftarrow SP+4$			
	RETI	-	2	6	-	$PC_L \leftarrow (SP), PC_H \leftarrow (SP+1),$ $PC_S \leftarrow (SP+2), PSW \leftarrow (SP+3),$ $SP \leftarrow SP+4$	R	R	R
	RETB	-	2	6	-	$PCL \leftarrow (SP), PCH \leftarrow (SP+1),$ $PCs \leftarrow (SP+2), PSW \leftarrow (SP+3),$ $SP \leftarrow SP+4$	R	R	R

- **Notes 1.** Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Table 29-5. Operation List (16/17)

Instruction	Mnemon	Operands	Bytes	Clo	Clocks Operation			Flag	
Group	ic			Note 1	Note 2		Z	AC	CY
Stack	PUSH	PSW	2	1	-	$(SP-1) \leftarrow PSW, (SP-2) \leftarrow 00H,$			
manipulate						SP ← SP-2			
		rp	1	1	-	$(SP-1) \leftarrow rp_H, (SP-2) \leftarrow rp_L,$			
						SP ← SP – 2			
	POP	PSW	2	3	-	$PSW \leftarrow (SP+1), SP \leftarrow SP + 2$	R	R	R
		rp	1	1	=	$rpL \leftarrow (SP), rpH \leftarrow (SP+1), SP \leftarrow SP + 2$			
	MOVW	SP, #word	4	1		$SP \leftarrow word$			
		SP, AX	2	1	-	$SP \leftarrow AX$			
		AX, SP	2	1	_	$AX \leftarrow SP$			
		HL, SP	3	1	_	HL ← SP			
		BC, SP	3	1	-	$BC \leftarrow SP$			
		DE, SP	3	1		$DE \leftarrow SP$			
	ADDW	SP, #byte	2	1	-	SP ← SP + byte			
	SUBW	SP, #byte	2	1	-	$SP \leftarrow SP$ – byte			
Un-	BR	AX	2	3	-	$PC \leftarrow CS, AX$			
conditional branch		\$addr20	2	3	-	$PC \leftarrow PC + 2 + jdisp8$			
Dianon		\$!addr20	3	3	-	$PC \leftarrow PC + 3 + jdisp16$			
		!addr16	3	3	-	PC ← 0000, addr16			
		!!addr20	4	3	_	PC ← addr20			
Conditional	ВС	\$addr20	2	2/4 Note3	_	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 1$			
branch	BNC	\$addr20	2	2/4 Note3	_	$PC \leftarrow PC + 2 + jdisp8 \text{ if } CY = 0$			
	BZ	\$addr20	2	2/4 Note3	_	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 1$			
	BNZ	\$addr20	2	2/4 Note3	_	$PC \leftarrow PC + 2 + jdisp8 \text{ if } Z = 0$			
	вн	\$addr20	3	2/4 Note3	_	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (Z \lor CY) = 0$			
	BNH	\$addr20	3	2/4 Note3	-	$PC \leftarrow PC + 3 + jdisp8 \text{ if } (Z \lor CY)=1$			
	ВТ	saddr.bit, \$addr20	4	3/5 Note3	-	PC ← PC + 4 + jdisp8 if (saddr).bit = 1			
		sfr.bit, \$addr20	4	3/5 Note3	-	PC ← PC + 4 + jdisp8 if sfr.bit = 1			
		A.bit, \$addr20	3	3/5 Note3	-	PC ← PC + 3 + jdisp8 if A.bit = 1			
		PSW.bit, \$addr20	4	3/5 Note3	-	PC ← PC + 4 + jdisp8 if PSW.bit = 1			
		[HL].bit, \$addr20	3	3/5 Note3	6/7	PC ← PC + 3 + jdisp8 if (HL).bit = 1			
		ES:[HL].bit, \$addr20	4	4/6 Note3	7/8	PC ← PC + 4 + jdisp8 if (ES, HL).bit = 1			

- **Notes 1.** Number of CPU clocks (fclk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
 - 3. This indicates the number of clocks "when condition is not met/when condition is met".

Table 29-5. Operation List (17/17)

Instruction	Mnemonic	Operands	Bytes	Clo	cks	Operation		Flag
Group				Note 1	Note 2		Z	AC CY
Conditional	BF	saddr.bit, \$addr20	4	3/5 Note3	-	PC ← PC + 4 + jdisp8 if (saddr).bit = 0		
branch		sfr.bit, \$addr20	4	3/5 Note3	-	PC ← PC + 4 + jdisp8 if sfr.bit = 0		
		A.bit, \$addr20	3	3/5 Note3	_	$PC \leftarrow PC + 3 + jdisp8 \text{ if A.bit} = 0$		
		PSW.bit, \$addr20	4	3/5 Note3	_	PC ← PC + 4 + jdisp8 if PSW.bit = 0		
		[HL].bit, \$addr20	3	3/5 Note3	6/7	$PC \leftarrow PC + 3 + jdisp8 if (HL).bit = 0$		
		ES:[HL].bit, \$addr20	4	4/6 Note3	7/8	$PC \leftarrow PC + 4 + jdisp8 \text{ if (ES, HL).bit} = 0$		
	BTCLR	saddr.bit, \$addr20	4	3/5 Note3	-	PC ← PC + 4 + jdisp8 if (saddr).bit = 1		
						then reset (saddr).bit		
		sfr.bit, \$addr20	4	3/5 Note3	-	$PC \leftarrow PC + 4 + jdisp8 \text{ if sfr.bit} = 1$		
						then reset sfr.bit		
		A.bit, \$addr20	3	3/5 Note3	_	$PC \leftarrow PC + 3 + jdisp8 \text{ if A.bit} = 1$		
						then reset A.bit		
		PSW.bit, \$addr20	4	3/5 Note3	_	$PC \leftarrow PC + 4 + jdisp8 \text{ if PSW.bit} = 1$	×	× ×
						then reset PSW.bit		
		[HL].bit, \$addr20	3	3/5 Note3	-	$PC \leftarrow PC + 3 + jdisp8 if (HL).bit = 1$		
						then reset (HL).bit		
		ES:[HL].bit,	4	4/6 Note3		$PC \leftarrow PC + 4 + jdisp8 if (ES, HL).bit = 1$		
		\$addr20				then reset (ES, HL).bit		
Conditional	SKC	-	2	1	_	Next instruction skip if CY = 1		
skip	SKNC	-	2	1	_	Next instruction skip if CY = 0		
	SKZ	-	2	1		Next instruction skip if Z = 1		
	SKNZ	-	2	1	-	Next instruction skip if Z = 0		
	SKH	-	2	1	_	Next instruction skip if (ZvCY)=0		
	SKNH	-	2	1		Next instruction skip if (Z∨CY)=1		
CPU	SEL Note4	RBn	2	1		RBS[1:0] ← n		
control	NOP	-	1	1	-	No Operation		
	El	-	3	4	_	IE ← 1 (Enable Interrupt)		
	DI	_	3	4	_	IE ← 0 (Disable Interrupt)		
	HALT	-	2	3	_	Set HALT Mode		
	STOP	-	2	3	-	Set STOP Mode		

- **Notes 1.** Number of CPU clocks (fcLk) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.
 - 2. Number of CPU clocks (fclk) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.
 - 3. This indicates the number of clocks "when condition is not met/when condition is met".
 - **4.** n indicates the number of register banks (n = 0 to 3).

CHAPTER 30 ELECTRICAL SPECIFICATIONS (A, G: TA = -40 to +85°C)

This chapter describes the electrical specifications for the products "A: Consumer applications (TA = -40 to +85°C)" and "G: Industrial applications (with $T_A = -40$ to $+85^{\circ}$ C)".

- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. With products not provided with an EV_{DD}, or EVss pin, replace EV_{DD} with V_{DD}, or replace EVss with Vss.
 - 3. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 Pins for each product (pins other than port pins).

30.1 Absolute Maximum Ratings

Absolute Maximum Ratings (T_A = 25°C)

(1/3)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V _{DD}	V _{DD} = EV _{DD}	-0.5 to +6.5	V
	EV _{DD}	V _{DD} = EV _{DD}	-0.5 to +6.5	٧
	EVss		-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	$-0.3 \text{ to } +2.8$ and $-0.3 \text{ to V}_{DD} + 0.3^{\text{Note 1}}$	>
Input voltage	VI1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	-0.3 to EV _{DD} +0.3 and -0.3 to V _{DD} + 0.3 ^{Note 2}	V
	V ₁₂	P60, P61 (N-ch open-drain)	-0.3 to EV _{DD} +0.3 and -0.3 to V _{DD} + 0.3 ^{Note 2}	V
	Vıз	P20, P21, P121 to P124, P137, EXCLK, EXCLKS, RESET	-0.3 to V _{DD} + 0.3 ^{Note 2}	<
Output voltage	Vo ₁	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147	-0.3 to EV _{DD} + 0.3 and -0.3 to V _{DD} + 0.3 ^{Note 2}	>
	V ₀₂	P20, P21	-0.3 to V _{DD} + 0.3 Note 2	V
Analog input voltage	V _{Al1}	ANI16 to ANI23	-0.3 to EV _{DD} + 0.3 and -0.3 to AV _{REF} (+) + 0.3 Notes 2, 3	V
	VAI2	ANIO, ANI1	-0.3 to V _{DD} + 0.3 and -0.3 to AV _{REF} (+) + 0.3 Notes 2, 3	٧

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 - 2. Must be 6.5 V or lower.
 - **3.** Do not exceed AV_{REF(+)} + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - **2.** AV_{REF(+)}: + side reference voltage of the A/D converter.
 - **3.** Vss : Reference voltage

Absolute Maximum Ratings (TA = 25°C)

(2/3)

Parameter	Symbols		Conditions	Ratings	Unit
LCD voltage	V _{L1}	V _{L1} voltage ^{Note 1}		-0.3 to +2.8	V
				and –0.3 to V _{L4} + 0.3	
	V _{L2}	V _{L2} voltage ^{Note 1}		-0.3 to $V_{L4} + 0.3$ Note 2	V
	V _{L3}	V _{L3} voltage ^{Note 1}		-0.3 to V _{L4} + 0.3 Note 2	V
	V _{L4}	V _{L4} voltage ^{Note 1}		-0.3 to +6.5	V
	VLCAP	CAPL, CAPH volt	tage ^{Note 1}	-0.3 to V _{L4} + 0.3 Note 2	V
	VLOUT	COM0 to COM7,	External resistance division	-0.3 to V _{DD} + 0.3 Note 2	V
		SEG0 to SEG38,	method		
		output voltage	Capacitor split method	-0.3 to V _{DD} + 0.3 Note 2	
			Internal voltage boosting method	-0.3 to V _{L4} + 0.3 Note 2	

- Notes 1. This value only indicates the absolute maximum ratings when applying voltage to the V_{L1}, V_{L2}, V_{L3}, and V_{L4} pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to V_{SS} via a capacitor (0.47 μ F \pm 30%) and connect a capacitor (0.47 μ F \pm 30%) between the CAPL and CAPH pins.
 - 2. Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Vss: Reference voltage

Absolute Maximum Ratings (TA = 25°C)

(3/3)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147	-40	mA
		Total of all pins –170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	-70	mA
			P15 to P17, P30 to P32, P50 to P54, P70 to P74, P125 to P127	-100	mA
	Iон ₂	Per pin	P20, P21	-0.5	mA
		Total of all pins		-1	mA
Output current, low	lo _{L1}	Per pin	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147	40	mA
		Total of all pins 170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	70	mA
			P15 to P17, P30 to P32, P50 to P54, P60, P61, P70 to P74, P125 to P127	100	mA
	lol2	Per pin	P20, P21	1	mA
		Total of all pins		2	mA
Operating ambient temperature	Та	In normal operation	on mode programming mode	-40 to +85	°C
Storage temperature	T _{stg}		-	-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

30.2 Oscillator Characteristics

30.2.1 X1, XT1 oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation frequency (fx) ^{Note}	Ceramic resonator/ crystal resonator	2.7 V ≤ V _{DD} ≤ 5.5 V	1.0		20.0	MHz
		2.4 V ≤ V _{DD} ≤ 2.7 V	1.0		16.0	MHz
		1.8 V ≤ V _{DD} < 2.7 V	1.0		8.0	MHz
		1.6 V ≤ V _{DD} <1.8 V	1.0		4.0	MHz
XT1 clock oscillation frequency (fxt) ^{Note}	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to 30.4 AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator.

30.2.2 On-chip oscillator characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Oscillators	Parameters		Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін			1		24	MHz
High-speed on-chip oscillator		–20 to +85°C	1.8 V ≤ V _{DD} ≤ 5.5 V	-1		+1	%
clock frequency accuracy			1.6 V ≤ V _{DD} < 1.8 V	-5		+5	%
		–40 to –20°C	1.8 V ≤ V _{DD} ≤ 5.5 V	-1.5		+1.5	%
			1.6 V ≤ V _{DD} < 1.8 V	-5.5		+5.5	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H) and bits 0 to 2 of HOCODIV register.

2. This indicates the oscillator characteristics only. Refer to 30.4 AC Characteristics for instruction execution time.

30.3 DC Characteristics

30.3.1 Pin characteristics

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

(1/5)

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit		
Output current, high ^{Note 1}	І он1		P10 to P17, P30 to P32, P40 P120, P125 to P127, P130,				-10.0 Note 2	mA		
		Total of P10	to P14, P40 to P43, P120,	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$			-40.0	mA		
		P130, P140		2.7 V ≤ EV _{DD} < 4.0 V			-8.0	mA		
		(When duty	= 70% Note 3)	1.8 V ≤ EV _{DD} < 2.7 V			-4.0	mA		
				1.6 V ≤ EV _{DD} < 1.8 V			-2.0	mA		
		Total of P15	to P17, P30 to P32,	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$			-60.0	mA		
		,	P70 to P74, P125 to P127	2.7 V ≤ EV _{DD} < 4.0 V			-15.0 mA			
		(When duty	= 70% Note 3)	1.8 V ≤ EV _{DD} < 2.7 V			-8.0	mA		
				1.6 V ≤ EV _{DD} < 1.8 V			-4.0	mA		
		Total of all p					-100.0	mA		
	І он2	P20, P21	Per pin				-0.1	mA		
			Total of all pins	1.6 V ≤ V _{DD} ≤ 5.5 V			-0.2	mA		

- Notes 1. Value of current at which the device operation is guaranteed even if the current flows from the VDD and EVDD pins to an output pin.
 - 2. Do not exceed the total current value.
 - **3.** Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IoH × 0.7)/(n × 0.01)
- <Example> Where n = 80% and IOH = -40.0 mA

Total output current of pins = $(-40.0 \times 0.7)/(80 \times 0.01) \cong -35.0$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P10, P12, P15, and P17 do not output high level in N-ch open-drain mode.

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

(2/5)

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	I _{OL1}	•	P10 to P17, P30 to P32, P 1, P70 to P74, P120, P125 147	· ·			20.0 Note 2	mA
		Per pin for	P60, P61				15.0 Note 2	mA
		Total of P1	0 to P14, P40 to P43,	$4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$			70.0	mA
		P120, P130, P1 (When duty = 7	P130, P140 to P147 2.7 V ≤ EV _{DD} < 4.0 V			15.0	mA	
				$1.8 \text{ V} \le \text{EV}_{DD} < 2.7 \text{ V}$			9.0	mA
				1.6 V ≤ EV _{DD} < 1.8 V			4.5	mA
		Total of P1	5 to P17, P30 to P32,	$4.0~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$			80.0	mA
		P50 to P54	4, P60, P61, P70 to P74,	$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}$			35.0	mA
			y = 70% ^{Note 3})	$1.8 \text{ V} \le \text{EV}_{DD} < 2.7 \text{ V}$			20.0	mA
		,	, - ,	1.6 V ≤ EV _{DD} < 1.8 V			10.0	mA
		Total of all (When dut	pins y = 70% ^{Note 3})				150.0	mA
	lo _{L2}	P20, P21	Per pin				0.4	mA
			Total of all pins	$1.6~V \le V_{DD} \le 5.5~V$			0.8	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from the V_{DD} and EV_{DD} pins to an output pin.
 - 2. Do not exceed the total current value.
 - **3.** Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = (IoH × 0.7)/(n × 0.01)
- <Example> Where n = 80% and IoL = 70.0 mA

Total output current of pins = $(70.0 \times 0.7)/(80 \times 0.01) \approx 61.25$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

(Ta = -40 to +85°C, 1.6 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

(3/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0.8EV _{DD}		EV _{DD}	V
	V _{IH2}	P10, P11, P15, P16	TTL input buffer 4.0 V ≤ EV _{DD} ≤ 5.5 V	2.2		EV _{DD}	V
			TTL input buffer 3.3 V ≤ EV _{DD} < 4.0 V	2.0		EV _{DD}	٧
			1.6 V ≤ EV _{DD} < 3.3 V		EV _{DD}	٧	
	V _{IH3}	P20, P21		0.7V _{DD}		VDD	
	V _{IH4}	P60, P61	0.7EV _{DD}		EV _{DD}	V	
	V _{IH5}	P121 to P124, P137, EXCLK, EXCLK	S, RESET	0.8V _{DD}		V _{DD}	V
Input voltage, low	VIL1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	P50 to P54, P70 to P74, P120,				V
	V _{IL2}	P10, P11, P15, P16	TTL input buffer 4.0 V ≤ EV _{DD} ≤ 5.5 V	0		0.8	V
			TTL input buffer 3.3 V ≤ EV _{DD} < 4.0 V	0		0.5	٧
			TTL input buffer 1.6 V ≤ EV _{DD} < 3.3 V	0	0.32		V
	V _{IL3}	P20, P21		0		0.3V _{DD}	V
	VIL4	P60, P61		0		0.3EV _{DD}	V
	V _{IL5}	P121 to P124, P137, EXCLK, EXCLK	S, RESET	0		0.2V _{DD}	V

Caution The maximum value of VIH of P10, P12, P15, P17 is EVDD, even in the N-ch open-drain mode.

(Ta = -40 to +85°C, 1.6 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

(4/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120,	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OH1}} = -10 \text{ mA}$	EV _{DD} -1.5			V
		P125 to P127, P130, P140 to P147	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ Iон1 = -3.0 mA	EV _{DD} -0.7			٧
			$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OH1}} = -2.0 \text{ mA}$	EV _{DD} -0.6			٧
			1.8 V \leq EV _{DD} \leq 5.5 V, Іон1 = -1.5 mA	EV _{DD} -0.5			V
			$1.6 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ Iон1 = -1.0 mA	EV _{DD} -0.5			V
	V _{OH2}	P20, P21	1.6 V \leq V _{DD} \leq 5.5 V, I _{OH2} = -100 μ A	V _{DD} -0.5			V
Output voltage, low	V _{OL1}	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120,		1.3	V		
		P125 to P127, P130, P140 to P147	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OL1}} = 8.5 \text{ mA}$			0.7	V
			$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V},$ $I_{\text{OL1}} = 3.0 \text{ mA}$			0.6	٧
			$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OL1}} = 1.5 \text{ mA}$			0.4	٧
			$1.8 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OL1}} = 0.6 \text{ mA}$			0.4	V
			$1.6 \text{ V} \le \text{EV}_{DD} < 5.5 \text{ V},$ $I_{OL1} = 0.3 \text{ mA}$			0.4	V
	V _{OL2}	P20, P21	1.6 V \leq V _{DD} \leq 5.5 V, I _{OL2} = 400 μ A			0.4	V
	Vol3	P60, P61	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OL3}} = 15.0 \text{ mA}$			2.0	V
			$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $I_{OL3} = 5.0 \text{ mA}$			0.4	V
			$2.7 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $I_{OL3} = 3.0 \text{ mA}$			0.4	V
			$1.8 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $I_{OL3} = 2.0 \text{ mA}$			0.4	V
			1.6 V ≤ EV _{DD} < 5.5 V, I _{OL3} = 1.0 mA			0.4	V

Caution P10, P12, P15, P17 do not output high level in N-ch open-drain mode.

(Ta = -40 to +85°C, 1.6 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

(5/5)

Items	Symbol	Condition	ns		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ішн	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147	VI = EVDD	$V_{I} = EV_{DD}$			1	μΑ
	ILIH2	P20, P21, P137, RESET	V _I = V _{DD}				1	μΑ
	Ілнз	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	$V_I = V_{DD}$	In input port or external clock input			1	μΑ
				In resonator connection			10	μΑ
Input leakage current, low	ILIL1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147	V _I = EV _{SS}				-1	μΑ
	ILIL2	P20, P21, P137, RESET	Vı = Vss				-1	μΑ
	Ішз	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	Vı = Vss	In input port or external clock input			-1	μΑ
				In resonator connection			-10	μΑ
On-chip pll-up	R _{U1}	V _I = EV _{SS}	SEGxx po	rt				
resistance			2.4 V ≤	EV _{DD} = V _{DD} ≤ 5.5 V	10	20	100	kΩ
				1.6 V ≤ EV _{DD} = V _{DD} < 2.4 V		30	100	kΩ
	Ru ₂			r than above P60, P61, and	10	20	100	kΩ

30.3.2 Supply current characteristics

(TA = -40 to +85°C, 1.6 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

(1/3)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	I _{DD1}	Operating mode	, , ,	f _{IH} = 24 MHz ^{Note 3}	Basic	V _{DD} = 5.0 V		1.5		mA
current	mode				operation	V _{DD} = 3.0 V		1.5		mA
Note 1			mode		Normal	V _{DD} = 5.0 V		3.3	5.0	mA
					operation	V _{DD} = 3.0 V		3.3	5.0	mA
				f _{IH} = 16 MHz ^{Note 3}	Normal	V _{DD} = 5.0 V		2.5	3.7	mA
					operation	V _{DD} = 3.0 V		2.5	3.7	mA
			LS (low-	f _{IH} = 8 MHz ^{Note 3}	Normal	V _{DD} = 3.0 V		1.2	1.8	mA
			speed main) mode ^{Note 5}		operation	V _{DD} = 2.0 V		1.2	1.8	mA
			LV (low-	f _{IH} = 4 MHz ^{Note 3}	Normal	V _{DD} = 3.0 V		1.2	1.7	mA
			voltage main) mode ^{Note 5}		operation	V _{DD} = 2.0 V		1.2	1.7	mA
			HS (high-	f _{MX} = 20 MHz ^{Note 2} ,	Normal	Square wave input		2.8	4.4	mA
			speed main) mode ^{Note 5}	V _{DD} = 5.0 V	operation	Resonator connection		3.0	4.6	mA
			mode ***	f _{MX} = 20 MHz ^{Note 2} ,	Normal	Square wave input		2.8	4.4	mA
				V _{DD} = 3.0 V	operation	Resonator connection		3.0	4.6	mA
				f _{MX} = 10 MHz ^{Note 2} ,	Normal	Square wave input		1.8	2.6	mA
				V _{DD} = 5.0 V	operation	Resonator connection		1.8	2.6	mA
				f _{MX} = 10 MHz ^{Note 2} ,	Normal	Square wave input		1.8	2.6	mA
				V _{DD} = 3.0 V	operation	Resonator connection		1.8	2.6	mA
			LS (low-	f _{MX} = 8 MHz ^{Note 2} ,	Normal	Square wave input		1.1	1.7	mA
			speed main) mode ^{Note 5}	V _{DD} = 3.0 V	operation	Resonator connection		1.1	1.7	mA
			mode	f _{MX} = 8 MHz ^{Note 2} ,	Normal	Square wave input		1.1	1.7	mA
				V _{DD} = 2.0 V	operation	Resonator connection		1.1	1.7	mA
			Subsystem	fsub = 32.768 kHz ^{Note 4}	Normal	Square wave input		3.5	4.9	μΑ
			clock operation	T _A = -40°C	operation	Resonator connection		3.6	5.0	μΑ
			орегация	fsub = 32.768 kHz ^{Note 4}	Normal	Square wave input		3.6	4.9	μΑ
				T _A = +25°C	operation	Resonator connection		3.7	5.0	μΑ
				fsub = 32.768 kHz ^{Note 4}	Normal	Square wave input		3.7	5.5	μΑ
				T _A = +50°C	operation	Resonator connection		3.8	5.6	μΑ
				fsub = 32.768 kHz ^{Note 4}	Normal	Square wave input		3.8	6.3	μΑ
				T _A = +70°C	operation	Resonator connection		3.9	6.4	μΑ
				fsub = 32.768 kHz ^{Note 4}	Normal	Square wave input		4.1	7.7	μΑ
				T _A = +85°C	operation	Resonator connection		4.2	7.8	μΑ

(Notes and Remarks are listed on the next page.)

- **Notes 1.** Total current flowing into V_{DD} and EV_{DD}, including the input leakage current flowing when the level of the input pin is fixed to V_{DD}, EV_{DD} or Vss, EVss. The following points apply in the HS (high-speed main), LS (low-speed main), and LV (low-voltage main) modes.
 - The currents in the "TYP." column do not include the operating currents of the peripheral modules.
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

- 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- 3. When high-speed system clock and subsystem clock are stopped.
- **4.** When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation).
- 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz}$ to 24 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz}$ to 16 MHz

LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$ to 8 MHz LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz}$ to 4 MHz

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

(2/3)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	I _{DD2} Note 2	HALT	HS (high-	f _{IH} = 24 MHz Note 4	V _{DD} = 5.0 V		0.44	1.28	mA
current Note 1		mode	speed main) mode Note 6		V _{DD} = 3.0 V		0.44	1.28	mA
			mode	f _{IH} = 16 MHz Note 4	V _{DD} = 5.0 V		0.40	1.00	mA
					V _{DD} = 3.0 V		0.40	1.00	mA
			LS (low-	f _{IH} = 8 MHz Note 4	V _{DD} = 3.0 V		260	530	μΑ
			speed main) mode Note 6		V _{DD} = 2.0 V		260	530	μΑ
			LV (low-	f _{IH} = 4 MHz Note 4	V _{DD} = 3.0 V		420	640	μΑ
			voltage main) mode Note 6		V _{DD} = 2.0 V		420	640	μΑ
			HS (high-	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.00	mA
			speed main) mode Note 6	V _{DD} = 5.0 V	Resonator connection		0.45	1.17	mA
			mode	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.00	mA
				V _{DD} = 3.0 V	Resonator connection		0.45	1.17	mA
				f _{MX} = 10 MHz ^{Note 3} ,	Square wave input		0.19	0.60	mA
				V _{DD} = 5.0 V	Resonator connection		0.26	0.67	mA
				f _{MX} = 10 MHz ^{Note 3} ,	Square wave input		0.19	0.60	mA
				V _{DD} = 3.0 V	Resonator connection		0.26	0.67	mA
			LS (low-	f _{MX} = 8 MHz ^{Note 3} ,	Square wave input		95	330	μΑ
			speed main) mode Note 6	V _{DD} = 3.0 V	Resonator connection		145	380	μΑ
			mode ***	f _{MX} = 8 MHz ^{Note 3} ,	Square wave input		95	330	μΑ
				V _{DD} = 2.0 V	Resonator connection		145	380	μΑ
			Subsystem	fsuB = 32.768 kHz ^{Note 5}	Square wave input		0.31	0.57	μΑ
			clock operation	T _A = -40°C	Resonator connection		0.50	0.76	μΑ
			орегация	f _{SUB} = 32.768 kHz ^{Note 5}	Square wave input		0.37	0.57	μΑ
				T _A = +25°C	Resonator connection		0.56	0.76	μΑ
				f _{SUB} = 32.768 kHz ^{Note 5}	Square wave input		0.46	1.17	μΑ
				T _A = +50°C	Resonator connection		0.65	1.36	μΑ
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.57	1.97	μΑ
				T _A = +70°C	Resonator connection		0.76	2.16	μΑ
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.85	3.37	μΑ
				T _A = +85°C	Resonator connection		1.04	3.56	μΑ
	I _{DD3}	STOP	T _A = -40°C				0.17	0.50	μΑ
		mode Note 7	T _A = +25°C				0.23	0.50	μΑ
			T _A = +50°C				0.32	1.10	μΑ
			T _A = +70°C				0.43	1.90	μΑ
			T _A = +85°C				0.71	3.30	μΑ

(Notes and Remarks are listed on the next page.)

- Notes 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD or Vss, EVss. The following points apply in the HS (high-speed main), LS (low-speed main), and LV (low-voltage main) modes.
 - The currents in the "TYP." column do not include the operating currents of the peripheral modules.
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC. In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- 4. When high-speed system clock and subsystem clock are stopped.
- 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1).
- 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 24 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V@1 MHz to 16 MHz}$

LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}@1 \text{ MHz to } 8 \text{ MHz}$ LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 4 MHz

- 7. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

(Ta = -40 to +85°C, 1.6 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

(3/3)

	•		<u> </u>	•				` '
Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Low-speed on- chip oscillator operating current	FIL Note 1					0.20		μΑ
RTC operating current	IRTC Notes 1, 2, 3	fmain is stopped				0.08		μΑ
12-bit interval timer current	l _{IT} Notes 1, 2, 4					0.08		μА
Watchdog timer operating current	 Notes 1, 2, 5	f∟ = 15 kHz				0.24		μА
A/D converter operating current	IADC Notes 1, 6	When conversion at maximum speed		$AV_{REFP} = V_{DD} = 5.0 \text{ V}$ de, $AV_{REFP} = V_{DD} = 3.0 \text{ V}$		1.3 0.5	1.7 0.7	mA mA
A/D converter reference voltage current	ADREF Note 1					75.0		μА
Temperature sensor operating current	I _{TMPS} Note 1					75.0		μΑ
LVD operating current	I _{LVD}				0.08		μΑ	
Self- programming operating current	IFSP Notes 1, 9					2.50	12.20	mA
BGO operating current	IBGO Notes 1, 8					2.00	12.20	mA
LCD operating current	ILCD1 Notes 11, 12	External resistance	division method	V _{DD} = EV _{DD} = 5.0 V V _{L4} = 5.0 V		0.04	0.20	μΑ
	I _{LCD2} Note 11	Internal voltage boo	osting method	V _{DD} = EV _{DD} = 5.0 V V _{L4} = 5.1 V (VLCD = 12H)		1.12	3.70	μΑ
				V _{DD} = EV _{DD} = 3.0 V V _{L4} = 3.0 V (VLCD = 04H)		0.63	2.20	μΑ
	I _{LCD3} Note 11	Capacitor split meth	nod	$V_{DD} = EV_{DD} = 3.0 \text{ V}$ $V_{L4} = 3.0 \text{ V}$		0.12	0.50	μΑ
SNOOZE	I _{SNOZ} Note 1	ADC operation	The mode is perfo	rmed Note 10		0.50	0.60	mA
operating current			The A/D conversion performed, Low vor = 3.0 V		1.20	1.44	mA	
		Simplified SPI (CSI)/UART operation			0.70	0.84	mA

(Notes and Remarks are listed on the next page.)

Notes 1. Current flowing to VDD.

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- **6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- 8. Current flowing only during data flash rewrite.
- 9. Current flowing only during self programming.
- 10. For shift time to the SNOOZE mode, see 19.3.3 SNOOZE mode.
- 11. Current flowing only to the LCD controller/driver. The supply current value of the RL78 microcontrollers is the sum of the LCD operating current (ILCD1, ILCD2 or ILCD3) to the supply current (IDD1 or IDD2) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.

The TYP. value and MAX. value are following conditions.

- When fsuB is selected for system clock, LCD clock = 128 Hz (LCDC0 = 07H)
- 4-Time-Slice, 1/3 Bias Method
- **12.** Not including the current that flows through the external divider resistor when the external resistance division method is used.

Remarks 1. fil: Low-speed on-chip oscillator clock frequency

- 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 3. fclk: CPU/peripheral hardware clock frequency
- **4.** Temperature condition of the TYP. value is T_A = 25°C

30.4 AC Characteristics

30.4.1 Basic operation


 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$


1				, , ,	MINI	TVD	MAN	1.1::4
				071/11/15		IYP.		Unit
Гсч								μs
	clock (fmain)							μs
	operation			$1.6 V \! \le \! V_{DD} \! \le \! 5.5 V$	0.25		1	μs
				$1.8 \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{V}$	0.125		1	μs
	Subsystem operation	clock (fsua)	1.8 V ≤ V _{DD} ≤ 5.5 V	28.5	30.5	31.3	μs
	In the self			2.7 V ≤ V _{DD} ≤ 5.5 V	0.04167		1	μs
		main) mod	de	$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$	0.0625		1	μs
	gmode			$1.8 \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{V}$	0.25		1	μs
				1.8 V ≤ V _{DD} ≤ 5.5 V	0.125		1	μs
fex	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$			1.0		20.0	MHz	
	$2.4 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$				1.0		16.0	MHz
	1.8 V ≤ V _{DD}		1.0		8.0	MHz		
	1.6 V ≤ V _{DD}		1.0		4.0	MHz		
fexs					32		35	kHz
texh, texl	2.7 V ≤ V _{DD}	≤ 5.5 V			24			ns
	2.4 V ≤ V _{DD}	< 2.7 V			30			ns
	1.8 V ≤ V _{DD}	< 2.4 V			60			ns
	1.6 V ≤ V _{DD}	< 1.8 V			120			ns
texhs, texhs					13.7			μs
tтін, tтіL					1/fмск+10			ns
f то	HS (high-speed $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$				16	MHz		
	main) mode	2	2.7 V ≤ EV _{DD} < 4.0 V				8	MHz
		2	2.4 V ≤ EV _{DD} < 2.7 V				4	MHz
			1.8 V ≤	≦ EV _{DD} ≤ 5.5 V			4	MHz
			1.6 V ≤	≤ EV _{DD} ≤ 5.5 V			2	MHz
fpcL	HS (high-sp	eed 4	1.0 V ≤	≤ EV _{DD} ≤ 5.5 V			16	MHz
			2.7 V ≤	≤ EV _{DD} < 4.0 V			8	MHz
		2	2.4 V ≤	≤ EV _{DD} < 2.7 V			4	MHz
			1.8 V ≤	≦ EV _{DD} ≤ 5.5 V			4	MHz
	LV (low-volt	age 1	1.8 V ≤	≤ EV _{DD} ≤ 5.5 V			4	MHz
	main) mode	1	1.6 V ≤	≤ EV _{DD} < 1.8 V			2	MHz
tinth,	INTP0	1	1.6 V ≤	≤ V _{DD} ≤ 5.5 V	1			μs
tintl	INTP1 to IN	TP7 1	1.6 V ≤	≤ EV _{DD} ≤ 5.5 V	1			μs
tkr	KR0 to KR3	3 1	1.8 V ≤	≤ EV _{DD} ≤ 5.5 V	250			ns
		1	1.6 V ≤	EV _{DD} < 1.8 V	1			μs
trsl					10			μs
	FEXS TEXH, TEXL TEXHS, TEXLS TIH, TILL TO THOUSE TO THE TEXT TO THE TEXT TO THE TEXT TO TEX	Symbol Tcy	Symbol Condition	Symbol Conditions	Tcv	Symbol Conditions	Symbol Symbol	Symbol Conditions


Remark fмск: Timer array unit operation clock frequency

(Operation clock to be set by the CKS0n bit of timer mode register 0n (TMR0n). n: Channel number (n = 0 to 7))


Minimum Instruction Execution Time during Main System Clock Operation









Supply voltage VDD [V]






- When the high-speed on-chip oscillator clock is selected
- --- During self programming
- --- When high-speed system clock is selected


AC Timing Test Points




External System Clock Timing




TI/TO Timing







Interrupt Request Input Timing



Key Interrupt Input Timing




RESET Input Timing



30.5 Peripheral Functions Characteristics

AC Timing Test Points



30.5.1 Serial array unit

(1) During communication at same potential (UART mode)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol				HS (high-speed main) Mode		/-speed Mode	LV (low main)	Unit	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate Note 1		2.4 \	$2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}$		fмск/6		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate fmck = fclk Note 2		4.0		1.3		0.6	Mbps
		1.8 \	$/ \le EV_{DD} = V_{DD} \le 5.5 \text{ V}$				fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} Note ²				1.3		0.6	Mbps
		1.6 \	/ ≤ EV _{DD} = V _{DD} ≤ 5.5 V						fмск/6	bps
			Theoretical value of the maximum transfer rate fmck = fclk Note 2						0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:


HS (high-speed main) mode: 24 MHz (2.7 V \leq V_{DD} \leq 5.5 V)

16 MHz (2.4 V \leq V_{DD} \leq 5.5 V)


LS (low-speed main) mode: 8 MHz (1.8 V \leq VDD \leq 5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V \leq VDD \leq 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0), g: PIM and POM number (g = 1)

2. fmck: Serial array unit operation clock frequency
(Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))

(2) During communication at same potential (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	(Conditions	, ,	h-speed Mode	,	/-speed Mode	,	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	t ксү1	2.7 V ≤ EV	'DD ≤ 5.5 V	167 Note 1		500 Note 1		1000 Note 1		ns
		2.4 V ≤ EV	¹ DD ≤ 5.5 V	250 Note 1		500 Note 1		1000 Note 1		ns
		1.8 V ≤ EV	'DD ≤ 5.5 V			500 Note 1		1000 Note 1		ns
		1.6 V ≤ EV	1.6 V ≤ EV _{DD} ≤ 5.5 V					1000 Note 1		ns
SCKp high-/low-level width	tкн1, tкL1	4.0 V ≤ EV	'DD ≤ 5.5 V	tксу1/2 - 12		tkcy1/2 - 50		tксү1/2 - 50		ns
		2.7 V ≤ EV	2.7 V ≤ EV _{DD} ≤ 5.5 V			tkcy1/2 - 50		tксү1/2 - 50		ns
		2.4 V ≤ EV	' _{DD} ≤ 5.5 V	tксү1/2 - 38		tксү1/2 - 50		tксү1/2 - 50		ns
		1.8 V ≤ EV	' _{DD} ≤ 5.5 V			tkcy1/2 - 50		tксү1/2 - 50		ns
		1.6 V ≤ EV	' _{DD} ≤ 5.5 V					tkcy1/2 - 100		ns
SIp setup time (to SCKp↑)	t sıĸı	2.7 V ≤ EV	' _{DD} ≤ 5.5 V	44		110		110		ns
Note 2		2.4 V ≤ EV	⁷ DD ≤ 5.5 V	75		110		110		ns
		1.8 V ≤ EV	¹ DD ≤ 5.5 V			110		110		ns
		1.6 V ≤ EV	¹ DD ≤ 5.5 V					220		ns
SIp hold time (from SCKp↑)	t KSI1	2.4 V ≤ EV	$2.4 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$			19		19		ns
Note 3		1.8 V ≤ EV _{DD} ≤ 5.5 V				19		19		
		$1.6 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$						19		
Delay time from SCKp↓ to	t kso1	C = 30 pF 2.4 V ≤ EV _{DD} ≤ 5.5 V			25		25		25	ns
SOp output Note 4		Note 5 $1.8 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$					25		25	
			1.6 V ≤ EV _{DD} ≤ 5.5 V						25	

Notes 1. For CSI00, set a cycle of 2/fмск or longer. For CSI01, set a cycle of 4/fмск or longer.

- **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp \downarrow " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 5. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

(Remarks are listed on the next page.)

- Remarks 1. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM numbers (g = 1)
 - 2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00, 01))

(3) During communication at same potential (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input) (1/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Cond	litions	HS (high main)		LS (low main)			-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time ^{Note 5}	tkcy2	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$	20 MHz < fмск	8/fмск						ns
			fмck ≤ 20 MHz	6/ƒмск		6/fмск		6/ƒмск		ns
		2.7 V ≤ EV _{DD} < 4.0 V	16 MHz < fмск	8/fмск						ns
			f _{MCK} ≤ 16 MHz	6/fмск		6/fмск		6/fмск		ns
		2.4 V ≤ EV _{DD} ≤ 5.5 V		6/fмск and 500		6/ƒмск		6/fмск		ns
		1.8 V ≤ EV _{DD} < 2.4 V				6/ƒмск		6/fмск		ns
		1.6 V ≤ EV _{DD} < 1.8 V						6/fмск		ns
SCKp high-/low-level width	t _{KH2} , t _{KL2}	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$		tkcy2/2 - 7		tксү2/2 -7		tксү2/2 -7		ns
		2.7 V ≤ EV _{DD} < 4.0 V		tксү2/2 - 8		tксү2/2 -8		tксү2/2 -8		ns
		2.4 V ≤ EV _{DD} < 2.7 V		tксү2/2 - 18		tксү2/2 - 18		tксү2/2 - 18		ns
		1.8 V ≤ EV _{DD} < 2.4 V				tксү2/2 - 18		tксү2/2 - 18		ns
		1.6 V ≤ EV _{DD} < 1.8 V						tkcy2/2 -66		ns
SIp setup time (to SCKp↑) ^{Note 1}	tsık2	2.7 V ≤ EV _{DD} ≤ 5.5 V		1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		2.4 V ≤ EV _{DD} < 2.7 V		1/fмск + 30		1/fмск + 30		1/fмск + 30		
		1.8 V ≤ EV _{DD} < 2.4 V				1/fмск + 30		1/fмск + 30		ns
		1.6 V ≤ EV _{DD} < 1.8 V						1/fмск + 40		ns
SIp hold time (from SCKp↑) ^{Note 2}	t _{KSI2}	2.4 V ≤ EV _{DD} ≤ 5.5 V		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
		1.8 V ≤ EV _{DD} < 2.4 V				1/fмск + 31		1/fмск + 31		ns
		1.6 V ≤ EV _{DD} < 1.8 V						1/fмск + 250		ns

(Notes, Caution, and Remarks are listed on the next page.)

(3) During communication at same potential (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input) (2/2)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$


Parameter	Symbol	Cc	onditions	HS (high- speed main) Mode	LS (low- speed main) Mode	LV (low- voltage main) Mode	Unit	Para meter	Symbol	Conditions
Delay time from SCKp↓ to SOp	tkso2	C = 30 pF Note 4	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$		2/fмск + 44		2/fмск + 110		2/fмск + 110	ns
output Note 3			$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}$		2/fмск + 44		2/fмск + 110		2/fмск + 110	ns
			2.4 V ≤ EV _{DD} < 2.7 V		2/fмск + 75		2/fмск + 110		2/fмск + 110	ns
			1.8 V ≤ EV _{DD} < 2.4 V				2/fмск + 110		2/fмск + 110	ns
			1.6 V ≤ EV _{DD} < 1.8 V						2/fмск + 220	ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SCKp and SOp output lines.
 - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remarks 1. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM number (g = 1)
 - 2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))


Simplified SPI (CSI) mode connection diagram (during communication at same potential)



Simplified SPI (CSI) mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 01)

2. m: Unit number, n: Channel number (mn = 00, 01)

(4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EVss} = 0 \text{ V})$

(1/2)

Parameter	Symbol		Cond	ditions	HS (high main) I	•	LS (low main)		,	-voltage Mode	Unit
					MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Reception		$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}$		fmck/6 Note 1		fMCK/6 Note 1		fMCK/6 Note 1	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 3			4.0		1.3		0.6	Mbps
			$2.7 \text{ V} \le \text{EV}_{\text{DD}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$			fmck/6 Note 1		fMCK/6 Note 1		fMCK/6 Note 1	bps
				Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} Note 3		4.0		1.3		0.6	Mbps
			2.4 V ≤ EV 1.6 V ≤ V _b	′ _{DD} < 3.3 V, ≤ 2.0 V		fmck/6 Note 1		fMCK/6 Note 1		fmck/6 Note 1	bps
				Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 3		4.0		1.3		0.6	Mbps
			$1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 3.3 \text{ V},$ $1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}$ Theoretical value of the maximum transfer rate fmck = fclk Note 3					fMCK/6 Notes 1, 2		fMCK/6 Notes 1, 2	bps
								1.3		0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. Use it with EV_{DD} ≥ V_b.

3. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 24 MHz (2.7 V \leq V_{DD} \leq 5.5 V)

16 MHz $(2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V})$

LS (low-speed main) mode: 8 MHz (1.8 V \leq V_{DD} \leq 5.5 V) LV (low-voltage main) mode: 4 MHz (1.6 V \leq V_{DD} \leq 5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vod tolerance (32-pin to 52-pin products)/EVod tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For Vih and Vil, see the DC characteristics with TTL input buffer selected.

Remarks 1. V_b[V]: Communication line voltage

- **2.** q: UART number (q = 0), g: PIM and POM number (g = 1)
- 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01)

(4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD} = V_{DD} \le 5.5 \text{ V}, V_{SS} = \text{EV}_{SS} = 0 \text{ V})$

(2/2)

Parameter	Symbol		Conditions	, ,	h-speed Mode	`	v-speed Mode	`	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate		Transmission	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}$		Note 1		Note 1		Note 1	bps
			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 1.4 k Ω , V_b = 2.7 V		2.8 ^{Note 2}		2.8 ^{Note 2}		2.8 ^{Note 2}	Mbps
			2.7 V ≤ EV _{DD} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V		Note 3		Note 3		Note 3	bps
			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 2.7 k Ω V_b = 2.3 V		1.2 ^{Note 4}		1.2 ^{Note 4}		1.2 ^{Note 4}	Mbps
			2.4 V ≤ EV _{DD} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V		Note 6		Note 6		Note 6	bps
			Theoretical value of the maximum transfer rate C_b = 50 pF, R_b = 5.5 k Ω V_b = 1.6 V		0.43 ^{Note 7}		0.43 ^{Note 7}		0.43 ^{Note 7}	Mbps
			$1.8 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V},$ $1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V}$				Notes 5, 6		Notes 5, 6	bps
			Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega,$ $V_b = 1.6 \text{ V}$				0.43 ^{Note 7}		0.43 ^{Note 7}	Mbps

Notes 1. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq EV_{DD} \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

$$\label{eq:maximum transfer rate} \begin{aligned} & \frac{1}{\{-C_b \times R_b \times ln\ (1-\frac{2.2}{V_b})\} \times 3} \ [bps] \end{aligned}$$

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **2.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.

3. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when $2.7~\text{V} \le \text{EV}_{DD} < 4.0~\text{V}$ and $2.3~\text{V} \le \text{V}_{b} \le 2.7~\text{V}$

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
- 5. Use it with $EV_{DD} \ge V_b$.
- **6.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V ≤ EV_{DD} < 3.3 V and 1.6 V ≤ V_b ≤ 2.0 V


Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times ln \ (1 - \frac{1.5}{V_b})\} \times 3} [bps]$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{1.5}{V_b})}\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$


- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **7.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.


Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vpd tolerance (32-pin to 52-pin products)/EVpd tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For Vih and Vil, see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)





- Remarks 1. $R_b[\Omega]$:Communication line (TxDq) pull-up resistance, $C_b[F]$: Communication line (TxDq) load capacitance, $V_b[V]$: Communication line voltage
 - 2. q: UART number (q = 0, 1), g: PIM and POM number (g = 1)
 - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))

(5) Communication at different potential (2.5 V, 3 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output, corresponding CSI00 only)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol		Conditions	speed	high- main) ode	,	/-speed Mode	voltage	low- e main) ode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 2/fclk	$\begin{aligned} 4.0 & \ V \leq EV_{DD} \leq 5.5 \ V, \\ 2.7 & \ V \leq V_b \leq 4.0 \ V, \\ C_b = 20 & \ pF, \ R_b = 1.4 \ k\Omega \end{aligned}$	200 Note 1		1150 Note 1		1150 Note 1		ns
			$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $C_b = 20 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	300 Note 1		1150 Note 1		1150 Note 1		ns
SCKp high-level width	t _{KH1}		\leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V,	tkcy1/2		tkcy1/2		tксү1/2		ns
		C _b = 20 pF, R		- 50		- 50		- 50		
		2.7 V ≤ EV _{DD} C _b = 20 pF, R	$< 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $N_b = 2.7 \text{ k}\Omega$	tксү1/2 - 120		tксү1/2 - 120		tксү1/2 - 120		ns
SCKp low-level width	t _{KL1}	4.0 V ≤ EV _{DD} C _b = 20 pF, R	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V},$ $c_b = 1.4 \text{ k}\Omega$	tксү1/2 -7		tксү1/2 - 50		tксү1/2 - 50		ns
		2.7 V ≤ EV _{DD} C _b = 20 pF, R	$< 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $t_b = 2.7 \text{ k}Ω$	tксү1/2 - 10		tксү1/2 - 50		tксү1/2 - 50		ns
SIp setup time (to SCKp↑) Note 2	tsiĸ1	4.0 V ≤ EV _{DD} C _b = 20 pF, R	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V},$ $t_b = 1.4 \text{ k}\Omega$	58		479		479		ns
		2.7 V ≤ EV _{DD} C _b = 20 pF, R	$< 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $c_b = 2.7 \text{ k}Ω$	121		479		479		ns
SIp hold time (from SCKp↑) Note 2	t _{KSI1}	4.0 V ≤ EV _{DD} C _b = 20 pF, R	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V},$ $c_b = 1.4 \text{ k}\Omega$	10		10		10		ns
		2.7 V ≤ EV _{DD} C _b = 20 pF, R	$< 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $c_b = 2.7 \text{ k}\Omega$	10		10		10		ns
Delay time from SCKp↓ to SOp output Note 2	tkso1		$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V},$		60		60		60	ns
		•	< 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V,		130		130		130	ns
SIp setup time (to SCKp↓) Note 3	tsıĸ1	4.0 V ≤ EV _{DD} C _b = 20 pF, R	$\leq 5.5 \text{ V}, 2.7 \text{ V} \leq \text{V}_b \leq 4.0 \text{ V},$ $c_b = 1.4 \text{ k}\Omega$	23		110		110		ns
		2.7 V ≤ EV _{DD} C _b = 20 pF, R	$< 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $c_b = 2.7 \text{ k}Ω$	33		110		110		ns
SIp hold time (from SCKp↓) Note 3	tksi1		\leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V,	10		10		10		ns
		2.7 V ≤ EV _{DD} C _b = 20 pF, R	$< 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $d_b = 2.7 \text{ k}Ω$	10		10		10		ns
Delay time from SCKp↑ to SOp output Note 3	tkso1	4.0 V ≤ EV _{DD} C _b = 20 pF, R	\leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V,		10		10		10	ns
		2.7 V ≤ EV _{DD} C _b = 20 pF, R	$< 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $N_b = 2.7 \text{ k}Ω$		10		10		10	ns

(Notes, Caution and Remarks are listed on the next page.)

- Notes 1. For CSI00, set a cycle of 2/fмcκ or longer. For CSI01, set a cycle of 4/fмcκ or longer.
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
 - 3. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
 - 3. fmcx: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01)

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output) (1/3)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol		Conditions	speed	high- main) ode	,	/-speed Mode	voltage	(low- e main) ode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkcy1	tkcy1 ≥ 4/fclk	$\begin{aligned} 4.0 \ V &\leq EV_{DD} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \\ C_b &= 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned}$	300		1150		1150		ns
			$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_b \le 2.7 \text{ V},$ $C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$	500		1150		1150		ns
			$2.4 \ V \le EV_{DD} < 3.3 \ V,$ $1.6 \ V \le V_b \le 2.0 \ V,$ $C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega$	1150		1150		1150		ns
			$\begin{split} 1.8 \ V &\leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note}}, \\ C_b &= 30 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$			1150		1150		ns
SCKp high-level width	tкн1	$4.0 \text{ V} \le \text{EV}_{DD} \le 30 \text{ pF, Rb} = 30 \text{ pF, Rb}$	5.5 V, 2.7 V \leq V _b \leq 4.0 V, = 1.4 kΩ	tkcy1/2 - 75		tkcy1/2 - 75		tксү1/2 - 75		ns
		2.7 V ≤ EV _{DD} < 4 C _b = 30 pF, R _b =	4.0 V, 2.3 V \leq V _b \leq 2.7 V, = 2.7 kΩ	tксу1/2 - 170		tксү1/2 - 170		tксу1/2 - 170		ns
		2.4 V ≤ EV _{DD} < 3 C _b = 30 pF, R _b =	3.3 V, 1.6 V \leq V _b \leq 2.0 V, = 5.5 kΩ	tkcy1/2 - 458		tkcy1/2 - 458		tксү1/2 - 458		ns
		1.8 V ≤ EV _{DD} < 3 C _b = 30 pF, R _b =	3.3 V, 1.6 V \leq V _b \leq 2.0 V Note, = 5.5 kΩ			tксү1/2 - 458		tксү1/2 - 458		ns
SCKp low-level width	t _{KL1}	4.0 V ≤ EV _{DD} ≤ 5 C _b = 30 pF, R _b =	5.5 V, 2.7 V \leq V _b \leq 4.0 V, = 1.4 kΩ	tксү1/2 - 12		tkcy1/2 - 50		tксү1/2 - 50		ns
		2.7 V ≤ EV _{DD} < 4 C _b = 30 pF, R _b =	4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, = 2.7 kΩ	tксү1/2 - 18		tксү1/2 - 50		tксү1/2 - 50		ns
		2.4 V ≤ EV _{DD} < 3 C _b = 30 pF, R _b =	3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, = 5.5 kΩ	tксү1/2 - 50		tксү1/2 - 50		tксү1/2 - 50		ns
		1.8 V ≤ EV _{DD} < 3 C _b = 30 pF, R _b =	$3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V}^{\text{Note}},$ = $5.5 \text{ k}\Omega$			tксү1/2 - 50		tксү1/2 - 50		ns

Note Use it with $EV_{DD} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output) (2/3)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	speed	high- I main) ode	speed	(low- l main) ode	voltage	(low- e main) ode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↑) Note 1	tsıĸı	$ \begin{aligned} 4.0 \ V &\leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b &= 30 \ pF, \ R_b = 1.4 \ k\Omega \end{aligned} $	81		479		479		ns
		$ \begin{array}{c} 2.7 \; V \leq EV_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array} $	177		479		479		ns
		$ \begin{array}{l} 2.4 \; V \leq EV_{DD} < 3.3 \; V, \; 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array} $	479		479		479		ns
		$ \begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 3}}, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array} $			479		479		ns
SIp hold time (from SCKp↑) Note 1	tksi1	$ \begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array} $	19		19		19		ns
		$ \begin{array}{l} 2.7 \; V \leq EV_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array} $	19		19		19		ns
		$ \begin{array}{l} 2.4 \; V \leq EV_{DD} < 3.3 \; V, \; 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array} $	19		19		19		ns
		$\begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 3}}, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$			19		19		ns
Delay time from SCKp↓ to SOp output Note 1	tkso1	$ \begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array} $		100		100		100	ns
		$ \begin{array}{l} 2.7 \; V \leq EV_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array} $		195		195		195	ns
		$ \begin{array}{l} 2.4 \; V \leq EV_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array} $		483		483		483	ns
		$ \begin{aligned} &1.8 \text{ V} \leq \text{EV}_{\text{DD}} < 3.3 \text{ V}, \\ &1.6 \text{ V} \leq \text{V}_{\text{b}} \leq 2.0 \text{ V}^{\text{Note 3}}, \\ &C_{\text{b}} = 30 \text{ pF}, R_{\text{b}} = 5.5 \text{ k}\Omega \end{aligned} $				483		483	ns
SIp setup time (to SCKp↓) ^{Note 2}	tsıĸ1	$ \begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array} $	44		110		110		ns
		$ \begin{array}{c} 2.7 \; V \leq EV_{DD} < 4.0 \; V, 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array} $	44		110		110		ns
		$ \begin{array}{l} 2.4 \; V \leq EV_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array} $	110		110		110		ns
		$\begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 3}}, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$			110		110		ns

Notes

- 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 3. Use it with $EV_{DD} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output) (3/3)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$


Parameter	Symbol	Conditions	· `	high- main)		(low-		(low- e main)	Unit
				ode	-	ode	_	ode	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp hold time (from SCKp↓) Note 2	tksi1	$ \begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array} $	19		19		19		ns
		$ \begin{array}{l} 2.7 \; V \leq EV_{DD} < 4.0 \; V, \; 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array} $	19		19		19		ns
		$ \begin{array}{l} 2.4 \; V \leq EV_{DD} < 3.3 \; V, 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array} $	19		19		19		ns
		$\begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 3}}, \\ C_b = 30 \ \text{pF}, \ R_b = 5.5 \ k\Omega \end{array}$			19		19		ns
Delay time from SCKp↑ to SOp output Note 2	tkso1	$ \begin{array}{l} 4.0 \; V \leq EV_{DD} \leq 5.5 \; V, 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 30 \; pF, \; R_b = 1.4 \; k\Omega \end{array} $		25		25		25	ns
		$ \begin{array}{c} 2.7 \; V \leq EV_{DD} < 4.0 \; V, 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 30 \; pF, \; R_b = 2.7 \; k\Omega \end{array} $		25		25		25	ns
		$ \begin{array}{l} 2.4 \; V \leq EV_{DD} < 3.3 \; V, 1.6 \; V \leq V_b \leq 2.0 \; V, \\ C_b = 30 \; pF, \; R_b = 5.5 \; k\Omega \end{array} $		25		25		25	ns
		$\begin{array}{l} 1.8 \ V \leq EV_{DD} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 3}}, \\ C_b = 30 \ pF, \ R_b = 5.5 \ k\Omega \end{array}$				25		25	ns

Notes

- 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
- 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 3. Use it with $EV_{DD} \ge V_b$.


Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Simplified SPI (CSI) mode connection diagram (during communication at different potential)




- **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
 - 3. fmck: Serial array unit operation clock frequency
 (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01)

Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)

(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)

			5 V, Vss = EVss = 0						,	(1/2
Parameter	Symbol	Con	ditions	1 '	high-	,	/-speed	LV (Unit
					main) ode	main)	mode	"	e main) ode	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time Note 1	tkcy2	4.0 V ≤ EV _{DD} ≤ 5.5 V,	20 MHz < f _{MCK} ≤ 24 MHz	12/fмск						ns
, ,		$2.7 \text{ V} \le V_b \le 4.0 \text{ V}$	8 MHz < f _{MCK} ≤ 20 MHz	10/fмск						ns
			4 MHz < f _{MCK} ≤ 8 MHz	8/fмск		16/fмск				ns
			fмck ≤ 4 MHz	6/fмск		10/fмск		10/fмск		ns
		2.7 V ≤ EV _{DD} < 4.0 V,	20 MHz < f _{MCK} ≤ 24 MHz	16/f мск						ns
		$2.3 \text{ V} \le V_b \le 2.7 \text{ V}$	16 MHz < f _{MCK} ≤ 20 MHz	14/fмск						ns
			8 MHz < fмck ≤ 16 MHz	12/fмск						ns
			4 MHz < f _{MCK} ≤ 8 MHz	8/fмск		16/fмск				ns
			fмcк ≤4 MHz	6/fмск		10/fмск		10/fмск		ns
		$2.4 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V},$	20 MHz < f _{MCK} ≤ 24 MHz	36/fмск						ns
		$1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V}$	16 MHz < f _{MCK} ≤ 20 MHz	32/fмск						ns
			8 MHz < fмck ≤ 16 MHz	26/fмск						ns
			4 MHz < fMCK ≤ 8 MHz	16/fмск		16/fмск				ns
			fмck ≤ 4 MHz	10/fмск		10/fмск		10/fмск		ns
		1.8 V ≤ EV _{DD} < 3.3 V,	4 MHz < fMCK ≤ 8 MHz			16/fмск				ns
		$1.6 \text{ V} \le \text{V}_b \le 2.0 \text{ V}^{\text{Note 2}}$	fмck ≤ 4 MHz			10/fмск		10/fмск		ns
SCKp high-/low-level width	tkH2,	4.0 V ≤ EV _{DD} ≤ 5.5 V	tkcy2/2 - 12		tkcy2/2 - 50		tkcy2/2 - 50		ns	
		2.7 V ≤ EV _{DD} < 4.0 \	$V_{1}, 2.3 \text{ V} \le V_{b} \le 2.7 \text{ V}$	tkcy2/2 - 18		tkcy2/2 - 50		tkcy2/2 - 50		ns
		2.4 V ≤ EV _{DD} < 3.3 \	V_{1} , 1.6 V \leq V _b \leq 2.0 V	tkcy2/2 - 50		tkcy2/2 - 50		tkcy2/2 - 50		ns
		$1.8 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}$ $1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}^{No}$	•			tkcy2/2 - 50		tkcy2/2 - 50		ns
SIp setup time (to SCKp↑) ^{Note 3}	tsik2	4.0 V ≤ EV _{DD} < 5.5 \		1/f _{MCK} + 20		1/f _{MCK} + 30		1/f _{MCK} + 30		ns
, ,		2.7 V ≤ EV _{DD} < 4.0 \	$V_{1}, 2.3 \text{ V} \le V_{b} \le 2.7 \text{ V}$	1/f _{MCK} + 20		1/f _{MCK} + 30		1/f _{MCK} + 30		ns
		2.4 V ≤ EV _{DD} < 3.3 \	V_{1} , 1.6 V \leq V _b \leq 2.0 V	1/f _{MCK} + 30		1/f _{MCK} + 30		1/f _{MCK} + 30		ns
		$1.8 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}$ $1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}^{No}$	•			1/f _{MCK} + 30		1/f _{MCK} + 30		ns
SIp hold time (from SCKp↑) Note 4	t _{KSI2}	4.0 V ≤ EV _{DD} < 5.5 \	$V_{1}, 2.7 \text{ V} \le V_{b} \le 4.0 \text{ V}$	1/f _{MCK} + 31		1/fmck + 31		1/f _{MCK} + 31		ns
		2.7 V ≤ EV _{DD} < 4.0 \	$V_{1}, 2.3 \text{ V} \le V_{b} \le 2.7 \text{ V}$	1/f _{MCK} + 31		1/f _{MCK} + 31		1/f _{MCK} + 31		ns
	:	2.4 V ≤ EV _{DD} < 3.3 \	V , 1.6 V \leq V _b \leq 2.0 V	1/f _{MCK} + 31		1/f _{MCK} + 31		1/f _{MCK} + 31		ns
		1.8 V ≤ EV _{DD} < 3.3 \	<i>'</i> ,			1/f _{MCK} +		1/f _{MCK} +		ns

(Notes, Caution and Remarks are listed on the next page.)

 $1.6~V \leq V_b \leq 2.0~V^{\text{Note 2}}$

31


(7) Communication at different potential (1.8 V, 2.5 V, 3 V) (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)

$T_A = -40 \text{ to } +85^\circ$	C, 1.8 V ≤	$EV_{DD} = V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS} = 0$	V)						(2/2)
Parameter	Symbol	Conditions	speed	S (high- ed main) main) mode		/-speed mode	LV (voltage mo	main)	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Delay time from SCKp↓ to SOp output Note 5	tkso2	$ \begin{aligned} 4.0 \ V &\leq EV_{DD} \leq 5.5 \ V, 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b &= 30 \ pF, R_b = 1.4 \ k\Omega \end{aligned} $		2/fмск + 120		2/fмск + 573		2/fмск + 573	ns
				2/fмск + 214		2/fмск + 573		2/fмск + 573	ns
				2/fмск + 573		2/fмск + 573		2/fмск + 573	ns
		1.8 $V \le EV_{DD} < 3.3 V$, 1.6 $V \le V_b \le 2.0 V^{Note 2}$, $C_b = 30 DF R_b = 5.5 kO$				2/fмск + 573		2/fмск + 573	ns

- Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
 - 2. Use it with $EV_{DD} \ge V_b$.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 5. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance (32-pin to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Simplified SPI (CSI) mode connection diagram (during communication at different potential)




- **Remarks 1.** $R_b[\Omega]$:Communication line (SOp) pull-up resistance, $C_b[F]$: Communication line (SOp) load capacitance, $V_b[V]$: Communication line voltage
 - 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
 - 3. fmcx: Serial array unit operation clock frequency
 (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))

Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)

30.5.2 Serial interface IICA

(1) I²C standard mode

(TA = -40 to +85°C, 1.6 V \leq EV_{DD} = V_{DD} \leq 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	Conditions		speed	high- I main) ode	,	/-speed Mode	LV (low- voltage main) Mode		Unit
					MAX.	MIN.	MIN.	MAX.	MIN.	
SCLA0 clock frequency	fscL	Standard	$2.7~V \le EV_{DD} \le 5.5~V$	0	100	0	100	0	100	kHz
		mode: fclk≥ 1 MHz	$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$	0	100	0	100	0	100	
			1.8 V ≤ EV _{DD} ≤ 5.5 V			0	100	0	100	
			1.6 V ≤ EV _{DD} ≤ 5.5 V					0	100	
Setup time of restart condition	tsu:sta	2.7 V ≤ EV _{DD} ≤ 5.5 V		4.7		4.7		4.7		μs
		2.4 V ≤ EV _{DD} s	≤ 5.5 V	4.7		4.7		4.7		
		1.8 V ≤ EV _{DD} :	≤ 5.5 V			4.7		4.7		
		1.6 V ≤ EV _{DD} :	1.6 V ≤ EV _{DD} ≤ 5.5 V					4.7		
Hold time Note 1	thd:STA	2.7 V ≤ EV _{DD} s	≤ 5.5 V	4.0		4.0		4.0		μs
		2.4 V ≤ EV _{DD} s	≤ 5.5 V	4.0		4.0		4.0		
		1.8 V ≤ EV _{DD} s	≤ 5.5 V			4.0		4.0		
		1.6 V ≤ EV _{DD} :	≤ 5.5 V					4.0		
Hold time when SCLA0 = "L"	tLOW	2.7 V ≤ EV _{DD} s	≤ 5.5 V	4.7		4.7		4.7		μs
		2.4 V ≤ EV _{DD} s	≤ 5.5 V	4.7		4.7		4.7		
		1.8 V ≤ EV _{DD} s	≤ 5.5 V			4.7		4.7		
		1.6 V ≤ EV _{DD} :	1.6 V ≤ EV _{DD} ≤ 5.5 V					4.7		
Hold time when SCLA0 = "H"	tніgн	2.7 V ≤ EV _{DD} s	≤ 5.5 V	4.0		4.0		4.0		μs
		2.4 V ≤ EV _{DD} :	≤ 5.5 V	4.0		4.0		4.0		
		1.8 V ≤ EV _{DD} s	≤ 5.5 V			4.0		4.0		
		1.6 V ≤ EV _{DD} :	≤ 5.5 V					4.0		
Data setup time (reception)	tsu:dat	2.7 V ≤ EV _{DD} s	≤ 5.5 V	250		250		250		ns
		2.4 V ≤ EV _{DD} :	≤ 5.5 V	250		250		250		
		1.8 V ≤ EV _{DD} s	≤ 5.5 V			250		250		
		1.6 V ≤ EV _{DD} :	≤ 5.5 V					250		
Data hold time (transmission)Note 2	thd:dat	2.7 V ≤ EV _{DD} s	≤ 5.5 V	0	3.45	0	3.45	0	3.45	μs
		2.4 V ≤ EV _{DD} s	≤ 5.5 V	0	3.45	0	3.45	0	3.45	
		1.8 V ≤ EV _{DD} :	≤ 5.5 V			0	3.45	0	3.45	
		1.6 V ≤ EV _{DD} s	≤ 5.5 V					0	3.45	
Setup time of stop condition	tsu:sto	2.7 V ≤ EV _{DD} s	≤ 5.5 V	4.0		4.0		4.0		μs
		2.4 V ≤ EV _{DD} s	≤ 5.5 V	4.0		4.0		4.0		
		1.8 V ≤ EV _{DD} s	1.8 V ≤ EV _{DD} ≤ 5.5 V			4.0		4.0		
		1.6 V ≤ EV _{DD} :	≤ 5.5 V					4.0		
Bus-free time	t BUF	2.7 V ≤ EV _{DD} s	≤ 5.5 V	4.7		4.7		4.7		μs
		2.4 V ≤ EV _{DD} s	≤ 5.5 V	4.7		4.7		4.7		
		1.8 V ≤ EV _{DD} s	≤ 5.5 V			4.7		4.7		
		1.6 V ≤ EV _{DD} s	≤ 5.5 V					4.7		

(Notes and Remark are listed on the next page.)

- Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
 - 2. The maximum value (MAX.) of thd:DAT is during normal transfer and a clock stretch state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$

(2) I2C fast mode

(Ta = -40 to +85°C, 1.6 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Conditions		onditions HS (high- speed main) Mode		LS (low-speed main) Mode		LV (low- voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MIN.	MAX.	MIN.	
SCLA0 clock frequency	fscL	Fast mode:	$2.7 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V}$	0	400	0	400	0	400	kHz
		fclk≥ 3.5	$2.4 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$	0	400	0	400	0	400	
		MHz	$1.8 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$			0	400	0	400	
Setup time of restart condition	tsu:sta	2.7 V ≤ EV _{DD}	≤ 5.5 V	0.6		0.6		0.6		μs
		2.4 V ≤ EV _{DD}	≤ 5.5 V	0.6		0.6		0.6		
		1.8 V ≤ EV _{DD}	1.8 V ≤ EV _{DD} ≤ 5.5 V			0.6		0.6		
Hold time Note 1	thd:sta	2.7 V ≤ EV _{DD}	≤ 5.5 V	0.6		0.6		0.6		μs
		2.4 V ≤ EV _{DD}	≤ 5.5 V	0.6		0.6		0.6		
		1.8 V ≤ EV _{DD}	≤ 5.5 V			0.6		0.6		
Hold time when SCLA0 = "L"	tLOW	2.7 V ≤ EV _{DD}	≤ 5.5 V	1.3		1.3		1.3		μs
		2.4 V ≤ EV _{DD}	$2.4 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V}$			1.3		1.3		
		1.8 V ≤ EV _{DD}	1.8 V ≤ EV _{DD} ≤ 5.5 V			1.3		1.3		
Hold time when SCLA0 = "H"	tніgн	2.7 V ≤ EV _{DD}	≤ 5.5 V	0.6		0.6		0.6		μs
		2.4 V ≤ EV _{DD}	≤ 5.5 V	0.6		0.6		0.6		
		1.8 V ≤ EV _{DD}	≤ 5.5 V			0.6		0.6		
Data setup time (reception)	tsu:dat	2.7 V ≤ EV _{DD}	≤ 5.5 V	100		100		100		ns
		2.4 V ≤ EV _{DD}	≤ 5.5 V	100		100		100		
		1.8 V ≤ EV _{DD}	≤ 5.5 V			100		100		
Data hold time (transmission)Note 2	thd:dat	2.7 V ≤ EV _{DD}	≤ 5.5 V	0	0.9	0	0.9	0	0.9	μs
		2.4 V ≤ EV _{DD}	≤ 5.5 V	0	0.9	0	0.9	0	0.9	
		1.8 V ≤ EV _{DD}	≤ 5.5 V			0	0.9	0	0.9	
Setup time of stop condition	tsu:sto	2.7 V ≤ EV _{DD}	≤ 5.5 V	0.6		0.6		0.6		μs
		2.4 V ≤ EV _{DD} ≤ 5.5 V		0.6		0.6		0.6		
		1.8 V ≤ EV _{DD} ≤ 5.5 V				0.6		0.6		
Bus-free time	t BUF	2.7 V ≤ EV _{DD}	2.7 V ≤ EV _{DD} ≤ 5.5 V			1.3		1.3		μs
		2.4 V ≤ EV _{DD}	$2.7 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$ $2.4 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$			1.3		1.3		
		1.8 V ≤ EV _{DD}	≤ 5.5 V			1.3		1.3		

- Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
 - The maximum value (MAX.) of thickness is during normal transfer and a clock stretch state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

RENESAS

 C_b = 320 pF, R_b = 1.1 $k\Omega$ Fast mode:

(3) I²C fast mode plus

(Ta = -40 to +85°C, 1.6 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Con	Conditions			LS (low main)	/-speed Mode	,	-voltage Mode	Unit
					MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode plus: fclk≥ 10 MHz	$2.7 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$	0	1000	_		_	-	kHz
Setup time of restart condition	tsu:sta	$2.7~V \le EV_{DD} \le 5.5$.7 V ≤ EV _{DD} ≤ 5.5 V			_			-	μs
Hold time ^{Note 1}	thd:STA	$2.7 \text{ V} \leq \text{EV}_{DD} \leq 5.5$	V	0.26		_	_	_	_	μs
Hold time when SCLA0 = "L"	tLOW	2.7 V ≤ EV _{DD} ≤ 5.5	.7 V ≤ EV _{DD} ≤ 5.5 V			_		_		μs
Hold time when SCLA0 = "H"	t HIGH	2.7 V ≤ EV _{DD} ≤ 5.5	V	0.26		_		_	=	μs
Data setup time (reception)	tsu:dat	2.7 V ≤ EV _{DD} ≤ 5.5	V	50		_	=	_	=	μs
Data hold time (transmission) ^{Note 2}	thd:dat	2.7 V ≤ EV _{DD} ≤ 5.5	7 V ≤ EV _{DD} ≤ 5.5 V		0.45	_	_	_	_	μs
Setup time of stop condition	tsu:sto	2.7 V ≤ EV _{DD} ≤ 5.5	.7 V ≤ EV _{DD} ≤ 5.5 V			_	_	_	_	μs
Bus-free time	t BUF	2.7 V ≤ EV _{DD} ≤ 5.5	V	0.5		_	_	_	_	μs


- Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
 - 2. The maximum value (MAX.) of thd:DAT is during normal transfer and a clock stretch state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: $C_b = 120 \text{ pF}$, $R_b = 1.1 \text{ k}\Omega$

IICA serial transfer timing



30.6 Analog Characteristics

30.6.1 A/D converter characteristics

Classification of A/D converter characteristics

	Reference Voltage							
Input channel	3 ()	Reference voltage (+) = V _{DD} Reference voltage (-) = Vss	Reference voltage (+) = VBGR Reference voltage (-) = AVREFM					
ANIO, ANI1	-	Refer to 30.6.1 (3) .	Refer to 30.6.1 (4).					
ANI16 to ANI23	Refer to 30.6.1 (2).							
Internal reference voltage Temperature sensor output voltage	Refer to 30.6.1 (1) .		_					

(1) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, 1.6 \text{ V} \le \text{AV}_{REFP} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AV}_{REFP}, \text{Reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V})$

Parameter	Symbol	Condit	ions	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$1.8 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$		±1.2	±3.5	LSB
		AV _{REFP} = V _{DD} Note 3	$1.6~V \leq V_{DD} \leq 5.5~V^{\text{Note 4}}$		±1.2	±7.0	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μs
		Target pin: Internal reference	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μs
		voltage, and temperature sensor output voltage (HS	$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$	17		39	μs
Zero-scale error ^{Notes 1, 2}	E _{7S}	(high-speed main) mode) 10-bit resolution	1.8 V ≤ AV _{REFP} ≤ 5.5 V			±0.25	%FSR
	20	AV _{REFP} = V _{DD} Note 3	1.6 V ≤ AV _{REFP} ≤ 5.5 V Note 4			±0.50	%FSR
Full-scale errorNotes 1, 2	E _{FS}	10-bit resolution	1.8 V ≤ AV _{REFP} ≤ 5.5 V			±0.25	%FSR
		AV _{REFP} = V _{DD} Note 3	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 4}}$			±0.50	%FSR
Integral linearity	ILE	10-bit resolution	1.8 V ≤ V _{DD} ≤ 5.5 V			±2.5	LSB
error ^{Note 1}		AV _{REFP} = V _{DD} Note 3	$1.6~V \leq V_{DD} \leq 5.5~V^{\text{Note 4}}$			±5.0	LSB
Differential linearity	DLE	10-bit resolution	$1.8 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			±1.5	LSB
error ^{Note 1}		AV _{REFP} = V _{DD} Note 3	$1.6~V \leq V_{DD} \leq 5.5~V^{\text{Note 4}}$			±2.0	LSB
Analog input voltage	VAIN	Internal reference voltage (2.4 V \leq V _{DD} \leq 5.5 V, HS (high-	speed main) mode)		V _{BGR} Note 5		V
	V _B GR	Temperature sensor output vo (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-	ŭ	,	V _{TMPS25} Note 5		V

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- **3.** When $AV_{REFP} < V_{DD}$, the MAX. values are as follows.

Overall error: Add ± 1.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when AVREFP = VDD.

Integral linearity error/Differential linearity error: Add ± 0.5 LSB to the MAX. value when AVREFP = VDD.

- **4.** Values when the conversion time is set to 57 μ s (min.) and 95 μ s (max.).
- 5. Refer to 30.6.2 Temperature sensor/internal reference voltage characteristics.





(2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI16 to ANI23

(TA = -40 to +85°C, 1.6 V \leq EV_{DD} = V_{DD} \leq 5.5 V, 1.6 V \leq AV_{REFP} \leq V_{DD} \leq 5.5 V, V_{SS} = EV_{SS} = 0 V, Reference voltage (+) = AV_{REFP}, Reference voltage (-) = AV_{REFM} = 0 V)

Parameter	Symbol	Con	MIN.	TYP.	MAX.	Unit	
Resolution	RES			8		10	bit
Overall errorNote 1	AINL	10-bit resolution	1.8 V ≤ AV _{REFP} ≤ 5.5 V		±1.2	±5.0	LSB
		AV _{REFP} = EV _{DD} = V _{DD} Note 3	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 4}}$		±1.2	±8.5	LSB
Conversion time	tconv	10-bit resolution	$3.6 \text{ V} \leq \text{VDD} \leq 5.5 \text{ V}$	2.125		39	μs
		$AV_{REFP} = EV_{DD} = V_{DD}^{Note 3}$	$2.7 \text{ V} \le \text{Vdd} \le 5.5 \text{ V}$	3.1875		39	μs
			$1.8 \text{ V} \leq \text{Vdd} \leq 5.5 \text{ V}$	17		39	μs
			1.6 V ≤ VDD ≤ 5.5 V	57		95	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	1.8 V ≤ AV _{REFP} ≤ 5.5 V			±0.35	%FSR
		$AV_{REFP} = EV_{DD} = V_{DD}^{Note 3}$	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 4}}$			±0.60	%FSR
Full-scale errorNotes 1, 2	E _{FS}	10-bit resolution	1.8 V ≤ AV _{REFP} ≤ 5.5 V			±0.35	%FSR
		$AV_{REFP} = EV_{DD} = V_{DD}^{Note 3}$	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 4}}$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	1.8 V ≤ AV _{REFP} ≤ 5.5 V			±3.5	LSB
		$AV_{REFP} = EV_{DD} = V_{DD}^{\text{Note 3}}$	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 4}}$			±6.0	LSB
Differential linearity error	DLE	10-bit resolution	1.8 V ≤ AV _{REFP} ≤ 5.5 V			±2.0	LSB
Note 1		AV _{REFP} = EV _{DD} = V _{DD} Note 3	$1.6 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}^{\text{Note 4}}$			±2.5	LSB
Analog input voltage	VAIN			0		AVREFP	V
						and	
						EV _{DD}	

Notes 1. Excludes quantization error (±1/2 LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When AVREFP \leq EVDD = VDD, the MAX. values are as follows.

Overall error: Add ± 4.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add $\pm 0.20\%$ FSR to the MAX. value when AV_{REFP} = V_{DD}.


Integral linearity error/Differential linearity error: Add ±2.0 LSB to the MAX. value when AVREFP = VDD.

4. When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).



<R> <R> (3) When reference voltage (+) = V_{DD} (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = V_{SS} (ADREFM = 0), target pin : ANI0, ANI1, ANI16 to ANI23, internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V}, \text{Reference voltage (+)} = \text{V}_{DD}, \text{ Reference voltage (-)} = \text{V}_{SS})$



Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- **3.** When the conversion time is set to 57 μ s (min.) and 95 μ s (max.).
- 4. Refer to 30.6.2 Temperature sensor/internal reference voltage characteristics.



(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI0, ANI16 to ANI23

(TA = -40 to +85°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EV_{SS} = 0 V, Reference voltage (+) = V_{BGR} Note 3, Reference voltage (-) = AV_{REFM} Note 4 = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
Resolution	RES				8		bit
Conversion time	tconv	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity errorNote 1	ILE	8-bit resolution	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±1.0	LSB
Analog input voltage	VAIN			0		V _{BGR} Note 3	V

- **Notes 1.** Excludes quantization error ($\pm 1/2$ LSB).
 - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
 - 3. Refer to 30.6.2 Temperature sensor/internal reference voltage characteristics.
 - **4.** When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add ±0.35%FSR to the MAX. value when reference voltage (-) = AVREFM.

Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AVREFM.

Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (-) = AVREFM.

30.6.2 Temperature sensor/internal reference voltage characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = V_{DD} \le 5.5 \text{ V}, V_{SS} = \text{EV}_{SS} = 0 \text{ V})$ (HS (high-speed main) mode)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V _{TMPS25}	Setting ADS register = 80H, T _A = +25°C		1.05		٧
Internal reference voltage	V _{BGR}	Setting ADS register = 81H	1.38	1.45	1.5	>
Temperature coefficient	FVTMPS	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

30.6.3 POR circuit characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	The power supply voltage is rising.	1.47	1.51	1.55	V
	V _{PDR}	The power supply voltage is falling.	1.46	1.50	1.54	V
Minimum pulse width ^{Note}	T _{PW}		300			μs

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR}. This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



30.6.4 LVD circuit characteristics

(TA = -40 to +85°C, $V_{PDR} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}$, $V_{SS} = EV_{SS} = 0 \text{ V}$)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection	Supply voltage level	V _{LVD0}	Power supply rise time	3.98	4.06	4.14	V
voltage			Power supply fall time	3.90	3.98	4.06	V
		V _{LVD1}	Power supply rise time	3.68	3.75	3.82	V
			Power supply fall time	3.60	3.67	3.74	V
		V _{LVD2}	Power supply rise time	3.07	3.13	3.19	V
			Power supply fall time	3.00	3.06	3.12	V
		V _{LVD3}	Power supply rise time	2.96	3.02	3.08	V
			Power supply fall time	2.90	2.96	3.02	V
		V _{LVD4}	Power supply rise time	2.86	2.92	2.97	V
			Power supply fall time	2.80	2.86	2.91	V
		V _{LVD5}	Power supply rise time	2.76	2.81	2.87	V
			Power supply fall time	2.70	2.75	2.81	V
		V _{LVD6}	Power supply rise time	2.66	2.71	2.76	V
			Power supply fall time	2.60	2.65	2.70	V
		V _{LVD7}	Power supply rise time	2.56	2.61	2.66	V
			Power supply fall time	2.50	2.55	2.60	V
		V _{LVD8}	Power supply rise time	2.45	2.50	2.55	V
			Power supply fall time	2.40	2.45	2.50	V
		V _{LVD9}	Power supply rise time	2.05	2.09	2.13	V
			Power supply fall time	2.00	2.04	2.08	V
		V _{LVD10}	Power supply rise time	1.94	1.98	2.02	V
			Power supply fall time	1.90	1.94	1.98	V
		V _{LVD11}	Power supply rise time	1.84	1.88	1.91	V
			Power supply fall time	1.80	1.84	1.87	V
		V _{LVD12}	Power supply rise time	1.74	1.77	1.81	V
			Power supply fall time	1.70	1.73	1.77	٧
		V _{LVD13}	Power supply rise time	1.64	1.67	1.70	٧
			Power supply fall time	1.60	1.63	1.66	٧
Minimum pu	ulse width	t _L w		300			μs
Detection d	elay time	t LD				300	μs

LVD Detection Voltage of Interrupt & Reset Mode

(Ta = -40 to +85°C, VPDR \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol		Cond	litions	MIN.	TYP.	MAX.	Unit
Interrupt and reset	VLVDA0	VPOC2,	VPOC1, VPOC0 = 0, 0, 0	, falling reset voltage	1.60	1.63	1.66	V
mode	VLVDA1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.74	1.77	1.81	V
				Falling interrupt voltage	1.70	1.73	1.77	V
	VLVDA2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	1.84	1.88	1.91	V
				Falling interrupt voltage	1.80	1.84	1.87	V
	V _L VDA3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	V _{LVDB1}	VPOC2,	VPOC1, VPOC0 = 0, 0, 1	, falling reset voltage	1.80	1.84	1.87	V
	VLVDB2		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	1.94	1.98	2.02	V
				Falling interrupt voltage	1.90	1.94	1.98	V
	V _{LVDB3}		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.05	2.09	2.13	V
				Falling interrupt voltage	2.00	2.04	2.08	V
	VLVDB4		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.07	3.13	3.19	V
				Falling interrupt voltage	3.00	3.06	3.12	V
	VLVDC0	VPOC2,	VPOC1, VPOC0 = 0, 1, 0	, falling reset voltage	2.40	2.45	2.50	V
	VLVDC1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.56	2.61	2.66	V
				Falling interrupt voltage	2.50	2.55	2.60	V
	V _{LVDC2}		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.66	2.71	2.76	V
				Falling interrupt voltage	2.60	2.65	2.70	V
	V _{LVDC3}		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.68	3.75	3.82	V
				Falling interrupt voltage	3.60	3.67	3.74	V
	VLVDD0	VPOC2,	VPOC1, VPOC0 = 0, 1, 1	, falling reset voltage	2.70	2.75	2.81	V
	VLVDD1		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.86	2.92	2.97	V
				Falling interrupt voltage	2.80	2.86	2.91	V
	VLVDD2		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.96	3.02	3.08	V
	1		Falling interrupt voltage	2.90	2.96	3.02	V	
	VLVDD3		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.98	4.06	4.14	V
				Falling interrupt voltage	3.90	3.98	4.06	V

30.6.5 Supply voltage rise time

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	S _{VDD}				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 30.4 AC Characteristics.

30.7 LCD Characteristics

30.7.1 Resistance division method

(1) Static display mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{L4} \text{ (MIN.)} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V _{L4}		2.0		V _{DD}	V

(2) 1/2 bias method, 1/4 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, V_{L4} \text{ (MIN.)} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V _{L4}		2.7		V_{DD}	V

(3) 1/3 bias method

(T_A = -40 to +85°C, V_{L4} (MIN.) \leq V_{DD} \leq 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V _{L4}		2.5		V_{DD}	V

30.7.2 Internal voltage boosting method

(1) 1/3 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V _{L1}	C1 to C4 ^{Note 1}	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 μF	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	V _{L2}	C1 to C4 ^{Note 1} = 0.47 μ F		2 V _{L1} - 0.1	2 VL1	2 V _{L1}	V
Tripler output voltage	VL4	C1 to C4 ^{Note 1} = 0.47 μ F		3 V _{L1} - 0.15	3 V _{L1}	3 VL1	V
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait time ^{Note 3}	tvwait2	C1 to C4 ^{Note 1} = 0.47 μ F		500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between VL1 and GND
- C3: A capacitor connected between VL2 and GND
- C4: A capacitor connected between VL4 and GND
- $C1 = C2 = C3 = C4 = 0.47 \,\mu\text{F}\pm30\%$
- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

(2) 1/4 bias method

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V _{L1} Note 4	C1 to C5 ^{Note 1} = 0.47 μF	VLCD = 04H	0.90	1.00	1.08	V
			VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	V _{L2}	C1 to C5 ^{Note 1} = 0.47 μ F		2 VL1 – 0.08	2 V _{L1}	2 VL1	V
Tripler output voltage	V _{L3}	C1 to C5 ^{Note 1} = 0.47 μ F		3 VL1 – 0.12	3 VL1	3 VL1	V
Quadruply output voltage	V _{L4} Note 4	C1 to $C5^{\text{Note 1}} = 0.47 \mu\text{F}$		4 VL1 – 0.16	4 V _{L1}	4 V _{L1}	V
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait timeNote 3	tvwait2	C1 to C5 ^{Note 1} =	0.47 μF	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between V_{L1} and GND
- C3: A capacitor connected between VL2 and GND
- C4: A capacitor connected between VL3 and GND
- C5: A capacitor connected between VL4 and GND
- $C1 = C2 = C3 = C4 = C5 = 0.47 \mu F \pm 30\%$
- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).
- **4.** V_{L4} must be 5.5 V or lower.

30.7.3 Capacitor split method

1/3 bias method

(Ta = -40 to +85°C, 2.2 V \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V _{L4} voltage	V _{L4}	C1 to C4 = 0.47 μ F ^{Note 2}		V_{DD}		V
V _{L2} voltage	V _{L2}	C1 to C4 = 0.47 μ F ^{Note 2}	2/3 V _{L4} - 0.1	2/3 V _{L4}	2/3 V _{L4} + 0.1	V
V _{L1} voltage	V _{L1}	C1 to C4 = 0.47 μ F ^{Note 2}	1/3 V _{L4} - 0.1	1/3 V _{L4}	1/3 V _{L4} + 0.1	٧
Capacitor split wait timeNote 1	tvwait		100			ms

Notes 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).


- 2. This is a capacitor that is connected between voltage pins used to drive the LCD.
 - C1: A capacitor connected between CAPH and CAPL
 - C2: A capacitor connected between VL1 and GND
 - C3: A capacitor connected between VL2 and GND
 - C4: A capacitor connected between VL4 and GND
 - $C1 = C2 = C3 = C4 = 0.47 \mu F \pm 30\%$

30.8 RAM Data Retention Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.46 ^{Note}		5.5	V

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



30.9 Flash Memory Programming Characteristics

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fclk	1.8 V ≤ V _{DD} ≤ 5.5 V	1		24	MHz
Number of code flash rewrites Note 1, 2, 3	Cerwr	Retained for 20 years T _A = 85°C	1,000			Times
Number of data flash rewrites		Retained for 1 year T _A = 25°C		1,000,000		
		Retained for 5 years T _A = 85°C	100,000			
		Retained for 20 years T _A = 85°C	10,000			

- **Notes 1.** 1 erase + 1 write after the erase is regarded as 1 rewrite.

 The retaining years are until next rewrite after the rewrite.
 - 2. When using flash memory programmer and Renesas Electronics self programming library
 - 3. This characteristic indicates the flash memory characteristic and based on Renesas Electronics reliability test.

Remark When updating data multiple times, use the flash memory as one for updating data.

30.10 Dedicated Flash Memory Programmer Communication (UART)


(TA = -40 to +85°C, 1.8 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During flash memory programming	115,200		1,000,000	bps

30.11 Timing Specifications for Switching Flash Memory Programming Modes

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	tsu	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	tно	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit: Communication for the initial setting must be completed within 100 ms after a reset is released during this period.

 t_{SU} : Time to release the external reset after the TOOL0 pin is set to the low level

thd: Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

CHAPTER 31 ELECTRICAL SPECIFICATIONS (G: TA = -40 to +105°C)

This chapter describes the electrical specifications for the products "G: Industrial applications ($T_A = -40$ to +105°C)".

- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
 - 2. With products not provided with an EVDD or EVss pin, replace EVDD with VDD, or replace EVss with Vss.
 - 3. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 Pins for each product (pins other than port pins).
 - 4. For derating with T_A = +85 to +105°C, contact our Sales Division or the vender's sales division. Derating means the specified reduction in an operating parameter to improve reliability.

There are following differences between the products "G: Industrial applications ($T_A = -40$ to $+105^{\circ}$ C)" and the products "A: Consumer applications, and G: Industrial applications ($T_A = -40$ to $+85^{\circ}$ C)".

Parameter	Арр	lication
	A: Consumer applications, G: Industrial applications (with TA = -40 to +85°C)	G: Industrial applications
Operating ambient temperature	T _A = -40 to +85°C	T _A = -40 to +105°C
Operating mode	HS (high-speed main) mode:	HS (high-speed main) mode only:
Operating voltage range	$2.7 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz to } 32 \text{ MHz}$	2.7 V ≤ V _{DD} ≤ 5.5 V@1 MHz to 32 MHz
	$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz to } 16 \text{ MHz}$	2.4 V ≤ V _{DD} ≤ 5.5 V@1 MHz to 16 MHz
	LS (low-speed main) mode:	
	$1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz to } 8 \text{ MHz}$	
	LV (low-voltage main) mode:	
	1.6 V ≤ V _{DD} ≤ 5.5 V@1 MHz to 4 MHz	
High-speed on-chip oscillator clock	$1.8 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$:	$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V}$:
accuracy	±1.0%@ T _A = -20 to +85°C	±2.0%@ T _A = +85 to +105°C
	±1.5%@ T _A = -40 to -20°C	±1.0%@ T _A = -20 to +85°C
	$1.6 \text{ V} \le \text{V}_{DD} < 1.8 \text{ V}$:	±1.5%@ T _A = -40 to -20°C
	±5.0%@ T _A = -20 to +85°C	
	±5.5%@ T _A = -40 to -20°C	
Serial array unit	UART	UART
	CSI00: fclk/2 (supporting 16 Mbps), fclk/4	CSI00: fcLk/4
	CSI01	CSI01
	Simplified I ² C communication	Simplified I ² C communication
IICA	Normal mode	Normal mode
	Fast mode	Fast mode
	Fast mode plus	
Voltage detector	Rise detection voltage: 1.67 V to 4.06 V	Rise detection voltage: 2.61 V to 4.06 V
	(14 levels)	(8 levels)
	Fall detection voltage: 1.63 V to 3.98 V	Fall detection voltage: 2.55 V to 3.98 V
	(14 levels)	(8 levels)

Remark The electrical characteristics of the products G: Industrial applications (T_A = -40 to +105°C) are different from those of the products "A: Consumer applications, and G: Industrial applications (only with T_A = -40 to +85°C)". For details, refer to **31.1** to **31.10**.

31.1 Absolute Maximum Ratings

Absolute Maximum Ratings (T_A = 25°C)

(1/3)

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	V _{DD}	V _{DD} = EV _{DD}	-0.5 to +6.5	٧
	EV _{DD}	V _{DD} = EV _{DD}	-0.5 to +6.5	٧
	EVss		-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.8 and -0.3 to V _{DD} + 0.3 ^{Note 1}	V
Input voltage	Vıı	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	-0.3 to EV _{DD} + $0.3and -0.3 to VDD + 0.3Note 2$	V
	V ₁₂	P60, P61 (N-ch open-drain)	-0.3 to EV _{DD} + 0.3 and -0.3 to V _{DD} + 0.3 ^{Note 2}	V
	V _I 3	P20, P21, P121 to P124, P137, EXCLK, EXCLKS, RESET	-0.3 to V _{DD} + 0.3 ^{Note 2}	V
Output voltage	Vo1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147	-0.3 to EV _{DD} + 0.3 and -0.3 to V _{DD} + 0.3 ^{Note 2}	V
	V _{O2}	P20, P21	-0.3 to V _{DD} + 0.3 Note 2	V
Analog input voltage	VAI1	ANI16 to ANI23	-0.3 to EV _{DD} + 0.3 and -0.3 to AV _{REF} (+) + 0.3 ^{Notes 2, 3}	V
	VAI2	ANIO, ANI1	-0.3 to V _{DD} + 0.3 and -0.3 to AV _{REF} (+) + 0.3 ^{Notes 2, 3}	V

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
 - 2. Must be 6.5 V or lower.
 - 3. Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
 - 2. AVREF (+): + side reference voltage of the A/D converter.
 - 3. Vss: Reference voltage

Absolute Maximum Ratings (TA = 25°C)

(2/3)

Parameter	Symbols		Conditions	Ratings	Unit
LCD voltage	V _{L1}	V _{L1} voltage ^{Note 1}		–0.3 to +2.8 and –0.3 to V _{L4} + 0.3	V
	V _{L2}	V _{L2} voltage ^{Note 1}		-0.3 to V _{L4} + 0.3 Note 2	V
	V _{L3}	V _{L3} voltage ^{Note 1}		-0.3 to V _{L4} + 0.3 Note 2	V
	V _{L4}	V _{L4} voltage ^{Note 1}		-0.3 to +6.5	V
	V _{LCAP}	CAPL, CAPH volt	age ^{Note 1}	-0.3 to V_{L4} + $0.3^{Note 2}$	V
	VLOUT	COM0 to COM7, SEG0 to SEG38,	External resistance division method	-0.3 to V_{DD} + $0.3^{\text{Note 2}}$	٧
		output voltage	Capacitor split method	-0.3 to V _{DD} + 0.3 Note 2	
			Internal voltage boosting method	-0.3 to V _{L4} + 0.3 Note 2	

- Notes 1. This value only indicates the absolute maximum ratings when applying voltage to the V_{L1}, V_{L2}, V_{L3}, and V_{L4} pins; it does not mean that applying voltage to these pins is recommended. When using the internal voltage boosting method or capacitance split method, connect these pins to V_{SS} via a capacitor (0.47 μ F \pm 30%) and connect a capacitor (0.47 μ F \pm 30%) between the CAPL and CAPH pins.
 - 2. Must be 6.5 V or lower.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Vss: Reference voltage

Absolute Maximum Ratings (TA = 25°C)

(3/3)

Parameter	Symbols		Conditions	Ratings	Unit
Output current, high	Іон1	Per pin	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P130, P140 to P147	-40	mA
		Total of all pins –170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	-70	mA
			P15 to P17, P30 to P32, P50 to P54, P70 to P74, P125 to P127	-100	mA
	І он2	Per pin	P20, P21	-0.5	mA
		Total of all pins		-1	mA
Output current, low	IOL1	Per pin	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P130, P140 to P147	40	mA
		Total of all pins 170 mA	P10 to P14, P40 to P43, P120, P130, P140 to P147	70	mA
			P15 to P17, P30 to P32, P50 to P54, P60, P61, P70 to P74, P125 to P127	100	mA
	lo _{L2}	Per pin	P20, P21	1	mA
		Total of all pins		2	mA
Operating ambient	TA	In normal operation	on mode	-40 to +105	°C
temperature		In flash memory p	In flash memory programming mode		
Storage temperature	Tstg			-65 to +150	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

31.2 Oscillator Characteristics

31.2.1 X1, XT1 oscillator characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Resonator	Conditions	MIN.	TYP.	MAX.	Unit
X1 clock oscillation	Ceramic resonator/	$2.7 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	1.0		20.0	MHz
frequency (fx) ^{Note} crystal resonator	crystal resonator	2.4 V ≤ V _{DD} < 2.7 V	1.0		16.0	MHz
XT1 clock oscillation frequency (fxt) ^{Note}	Crystal resonator		32	32.768	35	kHz

Note Indicates only permissible oscillator frequency ranges. Refer to 31.4 AC Characteristics for instruction execution time. Request evaluation by the manufacturer of the oscillator circuit mounted on a board to check the oscillator characteristics.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after a reset release, check the X1 clock oscillation stabilization time using the oscillation stabilization time counter status register (OSTC) by the user. Determine the oscillation stabilization time of the OSTC register and the oscillation stabilization time select register (OSTS) after sufficiently evaluating the oscillation stabilization time with the resonator to be used.

Remark When using the X1 oscillator and XT1 oscillator, refer to 5.4 System Clock Oscillator.

31.2.2 On-chip oscillator characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Oscillators	Parameters		Conditions	MIN.	TYP.	MAX.	Unit
High-speed on-chip oscillator clock frequency Notes 1, 2	fін			1		24	MHz
High-speed on-chip oscillator clock frequency accuracy		–20 to +85°C	$2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	-1		+1	%
		–40 to −20°C	$2.4 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	-1.5		+1.5	%
		+85 to +105°C	2.4 V ≤ V _{DD} ≤ 5.5 V	-2.0		+2.0	%
Low-speed on-chip oscillator clock frequency	fı∟				15		kHz
Low-speed on-chip oscillator clock frequency accuracy				-15		+15	%

- Notes 1. High-speed on-chip oscillator frequency is selected by bits 0 to 3 of option byte (000C2H) and bits 0 to 2 of HOCODIV register.
 - 2. This indicates the oscillator characteristics only. Refer to 31.4 AC Characteristics for instruction execution time.

31.3 DC Characteristics

31.3.1 Pin characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

(1/5)

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Output current, Ioh1	Іон1	Per pin for P10 to P17 P70 to P74, P120, P1					-3.0 Note 2	mA
		Total of P10 to P14, P40 to P43, P120, P130, P140 to P147		$4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$			-30.0	mA
				$2.7 \text{ V} \le \text{EV}_{DD} \le 4.0 \text{ V}$			-8.0	mA
		(When duty = 70% Note	$2.4 \text{ V} \le \text{EV}_{DD} \le 2.7 \text{ V}$			-4.0	mA	
		Total of P15 to P17, P30 to P32, $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$		$4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$			-30.0	mA
		P50 to P54, P70 to P7	,	$2.7 \text{ V} \leq \text{EV}_{DD} \leq 4.0 \text{ V}$			-15.0	mA
		(When duty = 70% Note 3)		$2.4 \text{ V} \le \text{EV}_{DD} \le 2.7 \text{ V}$			-8.0	mA
	(V	Total of all pins (When duty = 70% ^{Note}	•				-60.0	mA
		P20, P21 Per pin Total of all pins					-0.1	mA
				$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			-0.2	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from the V_{DD} and EV_{DD} pins to an output pin.
 - 2. Do not exceed the total current value.
 - **3.** Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = (IoH × 0.7)/(n × 0.01)

<Example> Where n = 80% and $I_{OH} = -30.0$ mA

Total output current of pins = $(-30.0 \times 0.7)/(80 \times 0.01) \cong -26.25$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Caution P10, P12, P15, and P17 do not output high level in N-ch open-drain mode.

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

(2/5)

Items	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	lo _{L1}		10 to P17, P30 to P32, P40 P120, P125 to P127, P130	, ,			8.5 Note 2	mA
		Per pin for Pe	60, P61				15.0 Note 2	mA
		Total of P10	to P14, P40 to P43, P120,	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$			40.0	mA
		P130, P140 t		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}$			15.0	mA
		(vvnen duty =		2.4 V ≤ EV _{DD} < 2.7 V			9.0	mA
		Total of P15		$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$			40.0	mA
		to P54, P60, P125 to P127	P61, P70 to P74,	2.7 V ≤ EV _{DD} < 4.0 V			35.0	mA
		(When duty =		2,4 V ≤ EV _{DD} < 2.7 V			20.0	mA
		Total of all pir (When duty =					80.0	mA
	lo _{L2}	P20, P21	Per pin				0.4	mA
			Total of all pins	$2.4~V \leq V_{DD} \leq 5.5~V$			0.8	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from the V_{DD} and EV_{DD} pins to an output pin.
 - 2. Do not exceed the total current value.
 - **3.** Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = (IoL × 0.7)/(n × 0.01)

<Example> Where n = 80% and IoL = 40.0 mA

Total output current of pins = $(40.0 \times 0.7)/(80 \times 0.01) \approx 35.0 \text{ mA}$

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

(Ta = -40 to +105°C, 2.4 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

(3/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0.8EV _{DD}		EV _{DD}	>
	V _{IH2}	P10, P11, P15, P16	TTL input buffer 4.0 V ≤ EV _{DD} ≤ 5.5 V	2.2		EV _{DD}	V
			TTL input buffer 3.3 V ≤ EV _{DD} < 4.0 V	2.0		EV _{DD}	V
			TTL input buffer $2.4 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}$	1.50		EV _{DD}	٧
	V _{IH3}	P20, P21		0.7V _{DD}		V _{DD}	V
	V _{IH4}	P60, P61		0.7EV _{DD}		EV _{DD}	V
	V _{IH5}	P121 to P124, P137, EXCLK, EXCLKS	S, RESET	0.8V _{DD}		V_{DD}	V
Input voltage, low	VIL1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120, P125 to P127, P140 to P147	Normal input buffer	0		0.2EV _{DD}	٧
	VIL2	P10, P11, P15, P16	TTL input buffer $4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$	0		0.8	V
			TTL input buffer $3.3 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}$	0		0.5	V
			TTL input buffer 2.4 V ≤ EV _{DD} < 3.3 V	0		0.32	V
	V _{IL3}	P20, P21		0		0.3V _{DD}	V
	VIL4	P60, P61		0 0 0.3 0 0.3		0.3EV _{DD}	V
	V _{IL5}	P121 to P124, P137, EXCLK, EXCLKS	RESET	0		0.2V _{DD}	V

Caution The maximum value of ViH of pins P10, P12, P15, and P17 is EVDD, even in the N-ch open-drain mode.

(Ta = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

(4/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output voltage, high	Vон1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120,	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OH1}} = -3.0 \text{ mA}$	EV _{DD} – 0.7			V
		P125 to P127, P130, P140 to P147	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OH1}} = -2.0 \text{ mA}$	EV _{DD} – 0.6			V
			$2.4 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ Iон1 = -1.5 mA	EV _{DD} – 0.5			V
	V _{OH2}	P20, P21	$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OH2} = -100 \ \mu \text{ A}$	V _{DD} - 0.5			V
Output voltage,	V _{OL1}	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P70 to P74, P120,	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OL1}} = 8.5 \text{ mA}$			0.7	V
			$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $\text{I}_{\text{OL1}} = 3.0 \text{ mA}$			0.6	V
			$2.7 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 1.5 \text{ mA}$			0.4	V
			$2.4 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $I_{OL1} = 0.6 \text{ mA}$			0.4	V
	V _{OL2}	P20, P21	$2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V},$ $I_{OL2} = 400 \ \mu \text{ A}$			0.4	V
	Vol3	P60, P61	$4.0 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OL3}} = 15.0 \text{ mA}$			2.0	V
			4.0 V ≤ EV _{DD} ≤ 5.5 V, I _{OL3} = 5.0 mA			0.4	V
			$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ Iol3 = 3.0 mA			0.4	V
			$2.4 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V},$ $I_{\text{OL3}} = 2.0 \text{ mA}$			0.4	V

Caution P10, P12, P15, and P17 do not output high level in N-ch open-drain mode.

(TA = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

(5/5)

Items	Symbol	Condition	ons		MIN.	TYP.	MAX.	Unit
Input leakage current, high	Ішн	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147	VI = EVDD				1	μΑ
	ILIH2	P20, P21, P137, RESET	V _I = V _{DD}				1	μΑ
	Ілнз	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	$V_{I} = V_{DD}$	In input port or external clock input			1	μΑ
				In resonator connection			10	μΑ
Input leakage current, low	ILIL1	P10 to P17, P30 to P32, P40 to P43, P50 to P54, P60, P61, P70 to P74, P120, P125 to P127, P140 to P147	V _I = EV _{SS}				-1	μΑ
	ILIL2	P20, P21, P137, RESET	V _I = V _{SS}				-1	μΑ
	Ішз	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)	Vı = Vss	In input port or external clock input			-1	μΑ
				In resonator connection			-10	μΑ
On-chip pll-up	R _{U1}	V _I = EV _{SS}	SEGxx po	rt				
resistance			2.4 V ≤ I	$EV_{DD} = V_{DD} \le 5.5 \text{ V}$	10	20	100	kΩ
	Ru2			r than above P60, P61, and	10	20	100	kΩ

31.3.2 Supply current characteristics

(TA = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

(1/3)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit
Supply	I _{DD1}	Operating	HS (high-	f _{IH} = 24 MHz Note 3	Basic	V _{DD} = 5.0 V		1.5		mA
current		mode	speed main) mode Note 5		operation	V _{DD} = 3.0 V		1.5		mA
Note 1			mode Note 3		Normal	V _{DD} = 5.0 V		3.3	5.3	mA
					operation	V _{DD} = 3.0 V		3.3	5.3	mA
				f _{IH} = 16 MHz Note 3	Normal	V _{DD} = 5.0 V		2.5	3.9	mA
					operation	V _{DD} = 3.0 V		2.5	3.9	mA
			HS (high-	f _{MX} = 20 MHz ^{Note 2} ,	Normal	Square wave input		2.8	4.7	mA
			speed main)	V _{DD} = 5.0 V	operation	Resonator connection		3.0	4.8	mA
			mode Note 5	f _{MX} = 20 MHz ^{Note 2} ,	Normal	Square wave input		2.8	4.7	mA
				V _{DD} = 3.0 V	operation	Resonator connection		3.0	4.8	mA
				f _{MX} = 10 MHz ^{Note 2} ,	Nomal	Square wave input		1.8	2.8	mA
				V _{DD} = 5.0 V	operation	Resonator connection		1.8	2.8	mA
				f _{MX} = 10 MHz ^{Note 2} ,	Normal	Square wave input		1.8	2.8	mA
			V _{DD} = 3.0 V	operation	Resonator connection		1.8	2.8	mA	
			Subsystem	fsub = 32.768 kHz	Normal	Square wave input		3.5	4.9	μΑ
			clock operation	Note 4 T _A = −40°C	operation	Resonator connection		3.6	5.0	μΑ
				fsuB = 32.768 kHz	Normal	Square wave input		3.6	4.9	μΑ
				Note 4 T _A = +25°C	operation	Resonator connection		3.7	5.0	μΑ
				fsuв = 32.768 kHz	Normal	Square wave input		3.7	5.5	μΑ
				Note 4 TA = +50°C	operation	Resonator connection		3.8	5.6	μΑ
				fsuв = 32.768 kHz	Normal	Square wave input		3.8	6.3	μΑ
				Note 4 T _A = +70°C	operation	Resonator connection		3.9	6.4	μΑ
				fsuв = 32.768 kHz	Normal	Square wave input		4.1	7.7	μΑ
			Note 4 TA = +85°C	operation	Resonator connection		4.2	7.8	μΑ	
				fsuв = 32.768 kHz	Normal	Square wave input		6.4	19.7	μΑ
				Note 4 T _A = +105°C	operation	Resonator connection		6.5	19.8	μΑ

(Notes and Remarks are listed on the next page.)

- Notes 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD or Vss, EVss. The following points apply in the HS (high-speed main) mode.
 - The currents in the "TYP." column do not include the operating currents of the peripheral modules.
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

- 2. When high-speed on-chip oscillator and subsystem clock are stopped.
- 3. When high-speed system clock and subsystem clock are stopped.
- 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation).
- 5. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 24 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz to } 16 \text{ MHz}$

- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - High-speed on-chip oscillator clock frequency 2. fin:
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is TA = 25°C

(TA = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

(2/3)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	I _{DD2}	HALT	HS (high-	f _{IH} = 24 MHz Note 4	V _{DD} = 5.0 V		0.44	2.3	mA
current Note 1	Note 2	mode	speed main) mode Note 6		V _{DD} = 3.0 V		0.44	2.3	mA
Note 1				f _{IH} = 16 MHz Note 4	V _{DD} = 5.0 V		0.40	1.7	mA
					V _{DD} = 3.0 V		0.40	1.7	mA
			HS (high-	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.9	mA
			speed main) mode Note 6	V _{DD} = 5.0 V	Resonator connection		0.45	2.0	mA
				f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.28	1.9	mA
				V _{DD} = 3.0 V	Resonator connection		0.45	2.0	mA
				f _{MX} = 10 MHz ^{Note 3} ,	Square wave input		0.19	1.02	mA
				V _{DD} = 5.0 V	Resonator connection		0.26	1.10	mA
				f _{MX} = 10 MHz ^{Note 3} ,	Square wave input		0.19	1.02	mA
				V _{DD} = 3.0 V	Resonator connection		0.26	1.10	mA
			Subsystem	fsuB = 32.768 kHz ^{Note 5}	Square wave input		0.31	0.57	μΑ
			clock	T _A = -40°C	Resonator connection		0.50	0.76	μΑ
			operation	fsub = 32.768 kHz ^{Note 5}	Square wave input		0.37	0.57	μΑ
				T _A = +25°C	Resonator connection		0.56	0.76	μΑ
				fsuB = 32.768 kHz ^{Note 5}	Square wave input		0.46	1.17	μΑ
				T _A = +50°C	Resonator connection		0.65	1.36	μΑ
				fsuB = 32.768 kHz ^{Note 5}	Square wave input		0.57	1.97	μΑ
				T _A = +70°C	Resonator connection		0.76	2.16	μΑ
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.85	3.37	μΑ
				T _A = +85°C	Resonator connection		1.04	3.56	μΑ
				fsub = 32.768 kHz ^{Note 5}	Square wave input		3.04	15.37	μΑ
				T _A = +105°C	Resonator connection		3.23	15.56	μΑ
	I _{DD3}	STOP	T _A = -40°C				0.17	0.50	μΑ
		mode ^{Note 7} $T_A = +25^{\circ}C$				0.23	0.50	μΑ	
	$T_A = +50^{\circ}C$ $T_A = +70^{\circ}C$	T _A = +50°C				0.32	1.10	μΑ	
		T _A = +70°C			0.43	1.90	μΑ		
			T _A = +85°C				0.71	3.30	μΑ
			T _A = +105°C				2.90	15.30	μΑ

(Notes and Remarks are listed on the next page.)

- Notes 1. Total current flowing into VDD and EVDD, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDD or Vss, EVss. The following points apply in the HS (high-speed main) mode.
 - The currents in the "TYP." column do not include the operating currents of the peripheral modules.
 - The currents in the "MAX." column include the operating currents of the peripheral modules, except for those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

In the subsystem clock operation, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules. However, in HALT mode, including the current flowing into the RTC.

In the STOP mode, the currents in both the "TYP." and "MAX." columns do not include the operating currents of the peripheral modules.

- 2. During HALT instruction execution by flash memory.
- 3. When high-speed on-chip oscillator and subsystem clock are stopped.
- 4. When high-speed system clock and subsystem clock are stopped.
- 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1).
- 6. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: 2.7 V ≤ V_{DD} ≤ 5.5 V@1 MHz to 24 MHz

 $2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V} @1 \text{ MHz to } 16 \text{ MHz}$

- 7. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is TA = 25°C

(Ta = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

(3/3)

Comparating	•			<u> </u>	<u> </u>				
ADD converter Section 1, 2, 3 Section 1, 3 Section	Parameter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
12-bit interval Irr	Low-speed on- chip oscillator operating current	_{FIL} Note 1					0.20		μΑ
Matchdog timer Notes 1, 2, 4	RTC operating current		fmain is stopped				0.08		μΑ
Notes 1, 2, 8 Notes 1, 2, 8 Notes 1, 2, 8 Notes 1, 2, 8	12-bit interval timer current						0.08		μΑ
Departing current Notes 1, 6 at maximum speed Low voltage mode, AVREFP = VDD = 3.0 V 0.5 0.7 mA	Watchdog timer operating current		fı∟ = 15 kHz				0.24		μΑ
AD converter reference AD converter reference Note 1 AD Converter reference Note 2 AD Converter reference Note 3 AD Converter	A/D converter	IADC			$AV_{REFP} = V_{DD} = 5.0 V$		1.3	1.7	mA
Temperature Seensor Note 1 Imps Imps Note 1 Imps	operating current	Notes 1, 6	at maximum speed	Low voltage mo	de, $AV_{REFP} = V_{DD} = 3.0 \text{ V}$		0.5	0.7	mA
Note 1 Note 1,7 Note 1,7 Note 1,9 Note 1,9 Note 1,1 Not	A/D converter reference voltage current						75.0		μΑ
Notes 1, 7 Self-	Temperature sensor operating current						75.0		μΑ
Deprogramming properating current Degree of the programming properating current Degree of the properation Degree of the p	LVD operating current						0.08		μΑ
Current Notes 1, 8 CD Operating Current LCD1 Notes 11, 12 External resistance division method V _{DD} = EV _{DD} = 5.0 V O.04 O.20 μA O.20 μA O.20 V _{L4} = 5.0 V O.04 O.20 μA O.20 V _{L4} = 5.0 V O.04 O.20 μA O.20 μA O.20 V _{L4} = 5.0 V O.04 O.20 μA O.20 μA O.20 V _{L4} = 5.0 V O.05 O.0	Self- programming operating current						2.50	12.20	mA
Current Notes 11, 12 $V_{L4} = 5.0 \text{ V}$ $V_{L4} = 5.0 \text{ V}$ $V_{L4} = 5.0 \text{ V}$ $V_{L4} = 5.1 \text{ V}$ $V_{L4} = 3.0 \text{ V}$ $V_{L4} $	BGO operating current						2.50	12.20	mA
Note 11 $V_{L4} = 5.1 \text{ V (VLCD} = 12\text{H})$ $V_{DD} = \text{EV}_{DD} = 3.0 \text{ V}$ $V_{L4} = 3.0 \text{ V (VLCD} = 04\text{H})$ $V_{L4} = 3.0 \text{ V (VLCD} = 04\text{H})$ $V_{L4} = 3.0 \text{ V}$ V	LCD operating current		External resistance	division method			0.04	0.20	μΑ
$V_{L4} = 3.0 \text{ V (VLCD = 04H)}$ $I_{LCD3} \text{ Note 11} \text{Capacitor split method} V_{DD} = \text{EV}_{DD} = 3.0 \text{ V}$ $V_{L4} = 3.0 \text$			Internal voltage boo	osting method			1.12	3.70	μΑ
ILCD3 Note 11 Capacitor split method $V_{DD} = EV_{DD} = 3.0 \text{ V}$ 0.12 0.50 μ A SNOOZE operating current ISNOZ Note 1 ADC operation The mode is performed Note 10 0.50 1.10 mA performed, Low voltage mode, AVREFP = VDD = 3.0 V					$V_{DD} = EV_{DD} = 3.0 \text{ V}$		0.63	2.20	μΑ
SNOOZE operating current $V_{L4} = 3.0 \text{ V}$ The mode is performed Note 10 0.50 1.10 mA operating current $V_{L4} = 3.0 \text{ V}$ The A/D conversion operations are performed, Low voltage mode, AV_REFP = V_DD = 3.0 V					V _{L4} = 3.0 V (VLCD = 04H)				
SNOOZE operating current Isnoz Note 1 ADC operation The mode is performed Note 10 0.50 1.10 mA The A/D conversion operations are performed, Low voltage mode, AVREFP = VDD = 3.0 V		I _{LCD3} Note 11	Capacitor split met	nod			0.12	0.50	μΑ
The A/D conversion operations are performed, Low voltage mode, AVREFP = VDD = 3.0 V	SNOOZE	I _{SNOZ} Note 1	ADC operation	The mode is perfo			0.50	1.10	mA
	operating current			The A/D conversion	on operations are				
			Simplified SPI (CSI				0.70	1.54	mA

(Notes and Remarks are listed on the next page.)

Notes 1. Current flowing to VDD.

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- 5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.
- **6.** Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter operates in an operation mode or the HALT mode.
- 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- 8. Current flowing only during data flash rewrite.
- 9. Current flowing only during self programming.
- 10. For shift time to the SNOOZE mode, see 19.3.3 SNOOZE mode.
- 11. Current flowing only to the LCD controller/driver. The supply current value of the RL78 microcontrollers is the sum of the LCD operating current (ILCD1, ILCD2 or ILCD3) to the supply current (IDD1 or IDD2) when the LCD controller/driver operates in an operation mode or HALT mode. Not including the current that flows through the LCD panel.

The TYP. value and MAX. value are following conditions.

- When fsuB is selected for system clock, LCD clock = 128 Hz (LCDC0 = 07H)
- 4-Time-Slice, 1/3 Bias Method
- **12.** Not including the current that flows through the external divider resistor when the external resistance division method is used.

Remarks 1. fil: Low-speed on-chip oscillator clock frequency

- 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 3. fclk: CPU/peripheral hardware clock frequency
- **4.** Temperature condition of the TYP. value is T_A = 25°C

31.4 AC Characteristics

31.4.1 Basic operation

(TA = -40 to +105°C, 2.4 V \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

Items	Symbol		Conditions	3	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсч	Main	HS (high-speed	2.7 V ≤ V _{DD} ≤ 5.5 V	0.04167		1	μs
instruction execution time)		system clock (f _{MAIN}) operation	main) mode	2.4 V ≤ V _{DD} < 2.7 V	0.0625		1	μs
		Subsystem of	clock (fsua)	2.4 V ≤ V _{DD} ≤ 5.5 V	28.5	30.5	31.3	μs
		operation						
		In the self	HS (high-speed	$2.7 \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{V}$	0.04167		1	μs
		programming mode	main) mode	$2.4 \text{ V} \le \text{V}_{DD} \le 2.7 \text{ V}$	0.0625		1	μs
External system clock frequency	fex	2.7 V ≤ V _{DD} ≤	≤ 5.5 V		1.0		20.0	MHz
		2.4 V ≤ V _{DD} <	< 2.7 V		1.0		16.0	MHz
	fexs				32		35	kHz
External system clock input high-	texh, texl	2.7 V ≤ V _{DD} ≤	≤ 5.5 V		24			ns
level width, low-level width		2.4 V ≤ V _{DD} <	< 2.7 V		30			ns
	texhs, texhs				13.7			μs
TI00 to TI07 input high-level width, low-level width	tтін, tті∟				1/fмск+10			ns
TO00 to TO07 output frequency	f то	HS (high-spe	eed 4.0 V	\leq EV _{DD} \leq 5.5 V			16	MHz
		main) mode	2.7 V	≤ EV _{DD} < 4.0 V			8	MHz
			2.4 V	≤ EV _{DD} < 2.7 V			4	MHz
PCLBUZ0, PCLBUZ1 output	f PCL	HS (high-spe	eed 4.0 V	\leq EV _{DD} \leq 5.5 V			16	MHz
frequency		main) mode	2.7 V	≤ EV _{DD} < 4.0 V			8	MHz
			2.4 V	≤ EV _{DD} < 2.7 V			4	MHz
Interrupt input high-level width,	tinth,	INTP0	2.4 V	≤ V _{DD} ≤ 5.5 V	1			μs
low-level width	tintl	INTP1 to INT	TP7 2.4 V	≤ EV _{DD} ≤ 5.5 V	1			μs
Key interrupt input low-level width	tkr	KR0 to KR3	2.4 V	≤ EV _{DD} ≤ 5.5 V	250			ns
RESET low-level width	trsl				10			μs


Remark fmck: Timer array unit operation clock frequency

(Operation clock to be set by the CKS0n bit of timer mode register 0n (TMR0n).


n: Channel number (n = 0 to 7))

Minimum Instruction Execution Time during Main System Clock Operation


Tcy vs VDD (HS (high-speed main) mode)




AC Timing Test Points




External System Clock Timing




TI/TO Timing







Interrupt Request Input Timing



Key Interrupt Input Timing




RESET Input Timing



31.5 Peripheral Functions Characteristics

AC Timing Test Points



31.5.1 Serial array unit

(1) During communication at same potential (UART mode)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	HS (high-spee	ed main) Mode	Unit
			MIN.	MAX.	
Transfer rate Note 1				fмск/12	bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ Note 2		2.0	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.


2. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 24 MHz (2.7 V \leq VDD \leq 5.5 V)


16 MHz (2.4 V \leq V_{DD} \leq 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0), g: PIM and POM number (g = 1)

2. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))

(2) During communication at same potential (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Cond	litions	HS (high-spee	ed main) Mode	Unit
				MIN.	MAX.	
SCKp cycle time	tkcy1	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		334 Note 1		ns
		2.4 V ≤ EV _{DD} ≤ 5.5 V		500 Note 1		ns
SCKp high-/low-level width	tкн1,	4.0 V ≤ EV _{DD} ≤ 5.5 V		tkcy1/2 - 24		ns
	t KL1	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		tkcy1/2 - 36		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		tkcy1/2 - 76		ns
SIp setup time (to SCKp↑) Note 2	tsıĸı	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		66		ns
		$2.4 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		113		ns
SIp hold time (from SCKp↑) Note 3	t _{KSI1}	2.4 V ≤ EV _{DD} ≤ 5.5 V		38		ns
Delay time from SCKp↓ to SOp output Note 4	tkso1	C = 30 pF Note 5	$2.4~\text{V} \leq \text{EV}_{\text{DD}} \leq 5.5~\text{V}$		50	ns

Notes 1. Set a cycle of 4/fmck or longer.

- 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- 5. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the SIp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remarks 1. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM numbers (g = 1)

2. fmcκ: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))

(3) During communication at same potential (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)


Parameter	Symbol	Cond	ditions	HS (high-spee	d main) Mode	Unit
				MIN.	MAX.	
SCKp cycle time Note 5	tkcy2	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}$	20 MHz < fмск	16/fмск		ns
			fмcк ≤ 20 MHz	12/fмск		ns
		2.7 V ≤ EV _{DD} < 4.0 V	16 MHz < fмск	16/fмск		ns
			fмcк ≤ 16 MHz	12/fмск		ns
		$2.4 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V}$		12/fмск and 1000		ns
SCKp high-/low-level	t _{KH2} ,	$4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		tксү2/2 – 14		ns
width	t _{KL2}	$2.7 \text{ V} \leq \text{EV}_{DD} < 4.0 \text{ V}$		tксү2/2 – 16		ns
		2.4 V ≤ EV _{DD} < 2.7 V		tксү2/2 — 36		ns
SIp setup time	tsik2	$2.7 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$		1/f _{MCK} + 40		ns
(to SCKp↑) Note 1		2.4 V ≤ EV _{DD} < 2.7 V		1/f _{MCK} + 60		ns
SIp hold time (from SCKp↑) Note 2	tksi2	2.4 V ≤ EV _{DD} ≤ 5.5 V		1/fмск + 62		ns
Delay time from SCKp↓	tkso2	C = 30 pF Note 4	4.0 V ≤ EV _{DD} ≤ 5.5 V		2/fmck + 66	ns
to SOp output Note 3			$2.7 \text{ V} \le \text{EV}_{DD} \le 4.0 \text{ V}$		2/fmck+66	ns
			$2.4 \text{ V} \le \text{EV}_{DD} \le 2.7 \text{ V}$		2/fмск+ 113	Ns

- **Notes 1.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **2.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp \downarrow " when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - 4. C is the load capacitance of the SOp output lines.
 - 5. Transfer rate in the SNOOZE mode: MAX. 1 Mbps


Caution Select the normal input buffer for the SIp pin and SCKp pin and the normal output mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- **Remarks 1.** p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM number (g = 1)
 - 2. fmcκ: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))


Simplified SPI (CSI) mode connection diagram (during communication at same potential)



Simplified SPI (CSI) mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (during communication at same potential)
(When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 01)

2. m: Unit number, n: Channel number (mn = 00, 01)

(4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2) $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \leq \text{EV}_{DD} = \text{V}_{DD} \leq 5.5 \text{ V}, \text{Vss} = \text{EVss} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit	
					MIN.	MAX.	
Transfer rate	Transfer rate Reception	Reception	peption $ \begin{array}{l} 4.0 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}, \\ 2.7 \text{ V} \leq \text{V}_{\text{b}} \leq 4.0 \text{ V} \end{array} $			fmck/12 Note 1	bps
				Theoretical value of the maximum transfer rate fmck = fclk Note 2		2.0	Mbps
			2.7 V ≤ EV _{DD} < 4.0 V,			fмск/12 Note 1	bps
		$2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate fmck = fclk Note 2		2.0	Mbps	
		2.4 V ≤ EV _{DD} < 3.3 V,			fmck/12 ^{Note 1}	bps	
			$1.6~V \le V_b \le 2.0~V$	Theoretical value of the maximum transfer rate fmck = fclk Note 2		2.0	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The maximum operating frequencies of the CPU/peripheral hardware clock (fclk) are:

HS (high-speed main) mode: 24 MHz (2.7 V \leq VDD \leq 5.5 V)

16 MHz $(2.4 \text{ V} \le \text{V}_{DD} \le 5.5 \text{ V})$

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vpb tolerance (32- to 52-pin products)/EVpb tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For Vih and Vil, see the DC characteristics with TTL input buffer selected.

Remarks 1. V_b[V]: Communication line voltage

- **2.** q: UART number (q = 0), g: PIM and POM number (g = 1)
- 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01)

(4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) ($T_A = -40$ to $+105^{\circ}$ C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

(2/2)

Parameter	Symbol	Conditions			HS (high-speed main) Mode		Unit
					MIN.	MAX.	
Transfer rate		Transmission	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$			Note 1	bps
			$2.7~V \leq V_b \leq 4.0~V$	Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 1.4 \text{ k}\Omega, V_b = 2.7 \text{ V}$		2.0 Note 2	Mbps
			2.7 V ≤ EV _{DD} < 4.0 V,	-		Note 3	bps
			$2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 2.7 \text{ k}\Omega, V_b = 2.3 \text{ V}$		1.2 Note 4	Mbps
			2.4 V ≤ EV _{DD} < 3.3 V,	00 00 pr, re 2.1 (02, v) 2.0 v		Note 5	bps
			$1.6~V \le V_b \le 2.0~V$	Theoretical value of the maximum transfer rate		0.43 Note 6	Mbps
				$C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega, V_b = 1.6 \text{ V}$			

Notes 1. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq EV_{DD} \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

$$\label{eq:maximum transfer rate} \begin{aligned} & \frac{1}{\{-C_b \times R_b \times \text{ln } (1-\frac{2.2}{V_b})\} \times 3} \end{aligned} \text{[bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{2.2}{V_b})}\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **2.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- 3. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when $2.7~V \le EV_{DD} < 4.0~V$ and $2.3~V \le V_{b} \le 2.7~V$

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \text{ln } (1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.

5. The smaller maximum transfer rate derived by using f_{MCK}/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq EV_{DD} < 3.3 V and 1.6 V \leq V_b \leq 2.0 V


$$\label{eq:maximum transfer rate} \text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \text{ln } (1-\frac{1.5}{V_b})\} \times 3} \text{[bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{1.5}{V_b})}\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$


- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **6.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 5 above to calculate the maximum transfer rate under conditions of the customer.


Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (Vpb tolerance (32- to 52-pin products)/EVpb tolerance (64-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For Vih and Vil., see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)



UART mode bit width (during communication at different potential) (reference)





- Remarks 1. $R_b[\Omega]$:Communication line (TxDq) pull-up resistance, $C_b[F]$: Communication line (TxDq) load capacitance, $V_b[V]$: Communication line voltage
 - **2.** q: UART number (q = 0, 1), g: PIM and POM number (g = 1)
 - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit
				MIN.	MAX.	
SCKp cycle time	t _{KCY1}	tkcy1 ≥ 4/fclk	$4.0 \ V \leq EV_{DD} \leq 5.5 \ V, \ 2.7 \ V \leq V_b \leq 4.0 \ V,$	600		ns
			$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$			
			$2.7 \; \text{V} \leq \text{EV}_{\text{DD}} < 4.0 \; \text{V}, \; 2.3 \; \text{V} \leq \text{V}_{\text{b}} \leq 2.7 \; \text{V},$	600		ns
			$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$			
			$\label{eq:2.4} \begin{array}{ c c c c c c c c c c c c c c c c c c c$	2300		ns
			$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$			
SCKp high-level width	tкн1	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$		tkcy1/2 - 150		ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$				
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$		tксү1/2 – 340		ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$				
		$2.4 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$		tксү1/2 – 916		ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$				
SCKp low-level width	tkL1	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le V_b \le 4.0 \text{ V},$		tkcy1/2 - 24		ns
		C_b = 30 pF, R_b = 1.4 k Ω				
		$2.7 \text{ V} \le \text{EV}_{DD} \le 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$		tkcy1/2 - 36		ns
		C _b = 30 pF, R	$R_{\rm b}$ = 2.7 k Ω			
		2.4 V ≤ EV _{DD}	$< 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{\text{b}} \le 2.0 \text{ V},$	tkcy1/2 - 100		ns
		C _b = 30 pF, R	$R_{\rm b}$ = 5.5 k Ω			

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32- to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (Simplified SPI (CSI) mode) (master mode, SCKp... internal clock output) (2/2)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$


Parameter	Symbol	Conditions	HS (high-spe	Unit	
			MIN.	MAX.	
SIp setup time (to SCKp↑) ^{Note 1}	tsik1	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$	162		ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$			
		$2.7 \text{ V} \le \text{EV}_{DD} \le 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	354		ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$			
		$2.4 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$	958		ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$			
SIp hold time	t _{KSI1}	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$	38		ns
(from SCKp↑) Note 1		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$			
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	38		ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$			
		$2.4 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$	38		ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$			
Delay time from SCKp↓ to	tkso1	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V},$		200	ns
SOp output Note 1		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$			
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$		390	ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$			
		$2.4 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$		966	ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$			
SIp setup time (to SCKp√) ^{Note}	tsik1	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$	88		ns
		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$			
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	88		ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$			
		$2.4 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$	220		ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$			
SIp hold time	tksıı	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$	38		ns
(from SCKp↓) Note 2		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$			
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$	38		ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$			
		$2.4 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$	38		ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$			
Delay time from SCKp↑ to	tkso1	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V}, 2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V},$		50	ns
SOp output Note 2		$C_b = 30 \text{ pF}, R_b = 1.4 \text{ k}\Omega$			
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V}, 2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V},$		50	ns
		$C_b = 30 \text{ pF}, R_b = 2.7 \text{ k}\Omega$			
		$2.4 \text{ V} \le \text{EV}_{DD} < 3.3 \text{ V}, 1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V},$		50	ns
		$C_b = 30 \text{ pF}, R_b = 5.5 \text{ k}\Omega$			

(Notes, Caution and Remarks are listed on the page after the next page.)

- Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.
 - 2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (32- to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Simplified SPI (CSI) mode connection diagram (during communication at different potential)




- **Remarks 1.** $R_b[\Omega]$:Communication line (SCKp, SOp) pull-up resistance,
 - C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
 - 3. fmck: Serial array unit operation clock frequency
 (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (master mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (Simplified SPI (CSI) mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V})$


Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit
				MIN.	MAX.	
SCKp cycle time Note 1	tkcy2	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$	20 MHz < fмck ≤ 24 MHz	24/fмск		ns
		$2.7 V \le V_b \le 4.0 V$	8 MHz < f _{MCK} ≤ 20 MHz	20/fмск		ns
			4 MHz < f _{MCK} ≤ 8 MHz	16/fмск		ns
			fмcк ≤ 4 MHz	12/fмск		ns
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0 \text{ V},$	20 MHz < f _{MCK} ≤ 24 MHz	32/fмск		ns
		$2.3V{\le}V_b{\le}2.7V$	16 MHz < fмcк ≤ 20 MHz	28/fмск		ns
			8 MHz < fмcк ≤ 16 MHz	24/fмск		ns
			4 MHz < f _{MCK} ≤ 8 MHz	16/fмск		ns
			fмcк ≤ 4 MHz	12/fмск		ns
		$2.4 \text{ V} \le \text{EV}_{DD} \le 3.3 \text{ V},$	20 MHz < f _{MCK} ≤ 24 MHz	72/fмск		ns
		$1.6V\!\leq\!V_{b}\!\leq\!2.0V$	16 MHz < fмcк ≤ 20 MHz	64/fмск		ns
			8 MHz < f _{MCK} ≤ 16 MHz	52/f мск		ns
			4 MHz < f _{MCK} ≤ 8 MHz	32/fмск		ns
			fмcк ≤ 4 MHz	20/fмск		ns
SCKp high-/low-level width	tkH2, tkL2	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5 \text{ V},$ $2.7 \text{ V} \le \text{V}_b \le 4.0 \text{ V}$		tkcy2/2 - 24		ns
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$	V,	tkcy2/2 - 36		ns
		$2.4 \text{ V} \le \text{EV}_{DD} < 3.3$ $1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}$	V,	tkcy2/2 - 100		ns
SIp setup time (to SCKp↑) ^{Note2}	tsik2	$4.0 \text{ V} \le \text{EV}_{DD} < 5.5$ $2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V}$	V,	1/fмск + 40		ns
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$	V,	1/fмск + 40		ns
		$2.4 \text{ V} \le \text{EV}_{DD} < 3.3$ $1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}$	V,	1/fмск + 60		ns
Slp hold time (from SCKp↑) Note 3	tksı2	$4.0 \text{ V} \le \text{EV}_{DD} < 5.5$ $2.7 \text{ V} \le \text{V}_{b} \le 4.0 \text{ V}$	V,	1/fмск + 62		ns
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0$ $2.3 \text{ V} \le \text{V}_{b} \le 2.7 \text{ V}$	V,	1/fмск + 62		ns
		$2.4 \text{ V} \le \text{EV}_{DD} < 3.3$ $1.6 \text{ V} \le \text{V}_{b} \le 2.0 \text{ V}$	V,	1/fмск + 62		ns
Delay time from SCKp↓ to SOp output Note 4	tkso2	$4.0 \text{ V} \le \text{EV}_{DD} \le 5.5$ $C_b = 30 \text{ pF}, R_b = 1.4$	$V, 2.7 V \le V_b \le 4.0 V,$ $4 k\Omega$		2/fмск + 240	ns
		$2.7 \text{ V} \le \text{EV}_{DD} < 4.0$ $C_b = 30 \text{ pF}, R_b = 2.$	$V, 2.3 V \le V_b \le 2.7 V,$ $7 kΩ$		2/fmck + 428	ns
		$2.4 \text{ V} \le \text{EV}_{DD} < 3.3$ $C_b = 30 \text{ pF}, R_b = 5.9$	V, 1.6 V ≤ V _b ≤ 2.0 V 5 kΩ		2/fмск + 1146	ns

(Notes, Caution and Remarks are listed on the page after the next page.)

- Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps
 - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **3.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 - **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.


Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (VDD tolerance (32- to 52-pin products)/EVDD tolerance (64-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Simplified SPI (CSI) mode connection diagram (during communication at different potential)




- **Remarks 1.** $R_b[\Omega]$:Communication line (SOp) pull-up resistance,
 - $C_b[F]\hbox{: Communication line (SOp) load capacitance, $V_b[V]$\hbox{: Communication line voltage}$}$
 - 2. p: CSI number (p = 00, 01), m: Unit number (m = 0), n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)
 - 3. fmck: Serial array unit operation clock frequency (Operation clock to be set by the serial clock select register m (SPSm) and the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00, 01))

Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



Simplified SPI (CSI) mode serial transfer timing (slave mode) (during communication at different potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remark p: CSI number (p = 00, 01), m: Unit number (m = 0),

n: Channel number (n = 0, 1), g: PIM and POM number (g = 1)

31.5.2 Serial interface IICA

(1) I²C standard mode

(TA = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Co	nditions	HS (high-spe	ed main) Mode	Unit
				MIN.	MAX.	
SCLA0 clock frequency	fscL	Standard mode:	$2.7~V \leq EV_{DD} \leq 5.5~V$	0	100	kHz
		fclk ≥ 1 MHz	$2.4 \text{ V} \leq \text{EV}_{\text{DD}} \leq 5.5 \text{ V}$	0	100	kHz
Setup time of restart condition	tsu:sta	2.7 V ≤ EV _{DD} ≤ 5.	5 V	4.7		μs
		2.4 V ≤ EV _{DD} ≤ 5.	5 V	4.7		μs
Hold time ^{Note 1}	thd:sta	2.7 V ≤ EV _{DD} ≤ 5.	5 V	4.0		μs
		2.4 V ≤ EV _{DD} ≤ 5.5 V		4.0		μs
Hold time when SCLA0 = "L"	tLOW	2.7 V ≤ EV _{DD} ≤ 5.5 V		4.7		μs
		2.4 V ≤ EV _{DD} ≤ 5.	5 V	4.7		μs
Hold time when SCLA0 = "H"	thigh	$2.7 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V}$		4.0		μs
		$2.4 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V}$		4.0		μs
Data setup time (reception)	tsu:dat	2.7 V ≤ EV _{DD} ≤ 5.5 V		250		ns
		2.4 V ≤ EV _{DD} ≤ 5.5 V		250		ns
Data hold time (transmission)Note 2	thd:dat	2.7 V ≤ EV _{DD} ≤ 5.	5 V	0	3.45	μs
		2.4 V ≤ EV _{DD} ≤ 5.	5 V	0	3.45	μs
Setup time of stop condition	tsu:sto	2.7 V ≤ EV _{DD} ≤ 5.	5 V	4.0		μs
		2.4 V ≤ EV _{DD} ≤ 5.	5 V	4.0		μs
Bus-free time	tbuf	2.7 V ≤ EV _{DD} ≤ 5.	5 V	4.7		μs
		2.4 V ≤ EV _{DD} ≤ 5.	5 V	4.7		μs

- Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
 - 2. The maximum value (MAX.) of thd:DAT is during normal transfer and a clock stretch state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $C_b = 400 \text{ pF}, R_b = 2.7 \text{ k}\Omega$

(2) I2C fast mode

(Ta = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	C	onditions	HS (high-spe	ed main) Mode	Unit	
				MIN.	MAX.		
SCLA0 clock frequency	fscL	Fast mode:	$2.7 \text{ V} \le \text{EV}_{\text{DD}} \le 5.5 \text{ V}$	0	400	kHz	
		fclк≥ 3.5 MHz	2.4 V ≤ EV _{DD} ≤ 5.5 V	0	400		
Setup time of restart condition	tsu:sta	$2.7 \text{ V} \leq \text{EV}_{DD} \leq 5.$	5 V	0.6		μs	
		$2.4 \text{ V} \leq \text{EV}_{DD} \leq 5.$	5 V	0.6			
Hold time Note 1	thd:STA	2.7 V ≤ EV _{DD} ≤ 5.	5 V	0.6		μs	
		2.4 V ≤ EV _{DD} ≤ 5.	5 V	0.6			
Hold time when SCLA0 = "L"	tLOW	$2.7 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V}$		1.3		μs	
		2.4 V ≤ EV _{DD} ≤ 5.	$2.4 \text{ V} \leq \text{EV}_{DD} \leq 5.5 \text{ V}$				
Hold time when SCLA0 = "H"	t HIGH	2.7 V ≤ EV _{DD} ≤ 5.5 V		0.6		μs	
		2.4 V ≤ EV _{DD} ≤ 5.5 V		0.6			
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \leq \text{EV}_{DD} \leq 5.$	2.7 V ≤ EV _{DD} ≤ 5.5 V			ns	
		2.4 V ≤ EV _{DD} ≤ 5.	5 V	100			
Data hold time (transmission)Note 2	thd:dat	2.7 V ≤ EV _{DD} ≤ 5.	5 V	0	0.9	μs	
		2.4 V ≤ EV _{DD} ≤ 5.	2.4 V ≤ EV _{DD} ≤ 5.5 V		0.9		
Setup time of stop condition	tsu:sto	$2.7 \text{ V} \leq \text{EV}_{DD} \leq 5.$	5 V	0.6		μs	
		2.4 V ≤ EV _{DD} ≤ 5.	5 V	0.6		\neg	
Bus-free time	t BUF	$2.7 \text{ V} \leq \text{EV}_{DD} \leq 5.$	5 V	1.3		μs	
		2.4 V ≤ EV _{DD} ≤ 5.	5 V	1.3			

- Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.
 - 2. The maximum value (MAX.) of thd:DAT is during normal transfer and a clock stretch state is inserted in the ACK (acknowledge) timing.

Remark The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode: $C_b = 320 \text{ pF}, R_b = 1.1 \text{ k}\Omega$

31.6 Analog Characteristics

31.6.1 A/D converter characteristics

Classification of A/D converter characteristics

		Reference Voltage					
	Reference voltage (+) = AVREFP	Reference voltage (+) = V _{DD}	Reference voltage (+) = V _{BGR}				
Input channel	Reference voltage (–) = AV _{REFM}	Reference voltage (-) = Vss	Reference voltage (–) = AV _{REFM}				
ANI0, ANI1	-	Refer to 31.6.1 (3) .	Refer to 31.6.1 (4) .				
ANI16 to ANI23	Refer to 31.6.1 (2).						
Internal reference voltage Temperature sensor output voltage	Refer to 31.6.1 (1) .		-				

(1) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : internal reference voltage, and temperature sensor output voltage

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, 2.4 \text{ V} \le \text{AV}_{REFP} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AV}_{REFP}, \text{Reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V})$

Parameter	Symbol	Condition	ns	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution AV _{REFP} = V _{DD} Note 3	2.4 V ≤ AV _{REFP} ≤ 5.5 V		±1.2	±3.5	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μs
		Target pin: Internal reference	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μs
		voltage, and temperature sensor output voltage (HS (high-speed main) mode)	2.4 V ≤ V _{DD} ≤ 5.5 V	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution AV _{REFP} = V _{DD} Note 3	1.8 V ≤ AVREFP ≤ 5.5 V			±0.25	%FSR
Full-scale errorNotes 1, 2	Ers	10-bit resolution AV _{REFP} = V _{DD} Note 3	1.8 V ≤ AVREFP ≤ 5.5 V			±0.25	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution AV _{REFP} = V _{DD} Note 3	1.8 V ≤ AV _{REFP} ≤ 5.5 V			±2.5	LSB
Differential linearity error	DLE	10-bit resolution AV _{REFP} = V _{DD} Note 3	1.8 V ≤ AV _{REFP} ≤ 5.5 V			±1.5	LSB
Analog input voltage	Vain	Internal reference voltage $(2.4 \ V \le V_{DD} \le 5.5 \ V, \ HS \ (high-speed \ main) \ mode)$		V _{BGR} Note 4			V
		Temperature sensor output volt (2.4 V \leq V _{DD} \leq 5.5 V, HS (high-s	J	V _{TMPS25} Note 4			V

Notes 1. Excludes quantization error (±1/2 LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- **3.** When AVREFP < VDD, the MAX. values are as follows.

Overall error: Add ± 1.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add ±0.05%FSR to the MAX. value when AVREFP = VDD.

Integral linearity error/ Differential linearity error: Add ± 0.5 LSB to the MAX. value when AV_{REFP} = V_{DD}.

4. Refer to 31.6.2 Temperature sensor/internal reference voltage characteristics.



(2) When reference voltage (+) = AVREFP/ANI0 (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI16 to ANI23

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \leq \text{EV}_{DD} = \text{V}_{DD} \leq 5.5 \text{ V}, 2.4 \text{ V} \leq \text{AV}_{REFP} \leq \text{V}_{DD} \leq 5.5 \text{ V}, \text{V}_{SS} = \text{EV}_{SS} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AV}_{REFP}, \text{Reference voltage (-)} = \text{AV}_{REFM} = 0 \text{ V})$

Parameter	Symbol	Condition	าร	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} Note 3	2.4 V ≤ AV _{REFP} ≤ 5.5 V		±1.2	±5.0	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μs
		AV _{REFP} = EV _{DD} = V _{DD} Note 3	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μs
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} Note 3	$2.4 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$			±0.35	%FSR
Full-scale error ^{Notes 1, 2}	Ers	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} Note 3	$2.4 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$			±0.35	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} Note 3	2.4 V ≤ AVREFP ≤ 5.5 V			±3.5	LSB
Differential linearity error	DLE	10-bit resolution AV _{REFP} = EV _{DD} = V _{DD} Note 3	$2.4 \text{ V} \le \text{AV}_{\text{REFP}} \le 5.5 \text{ V}$			±2.0	LSB
Analog input voltage	Vain	ANI16 to ANI23		0		AVREFP and EVDD	V

Notes 1. Excludes quantization error (±1/2 LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. When $AV_{REFP} < EV_{DD} = V_{DD}$, the MAX. values are as follows.

Overall error: Add ± 4.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add $\pm 0.20\%$ FSR to the MAX. value when AV_{REFP} = V_{DD}.

Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AVREFP = VDD.

<R>

<R>

(3) When reference voltage (+) = VDD (ADREFP1 = 0, ADREFP0 = 0), reference voltage (-) = Vss (ADREFM = 0), target pin : ANI0, ANI1, ANI16 to ANI23, internal reference voltage, and temperature sensor output voltage

(T_A = -40 to +105°C, 2.4 V ≤ EV_{DD} = V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS} = 0 V, Reference voltage (+) = V_{DD}, Reference voltage (-) = Vss)

Parameter	Symbol	Condition	s	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$		±1.2	±7.0	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μs
			$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μs
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
		10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.375		39	μs
		Target pin: Internal reference	$2.7~V \leq V_{DD} \leq 5.5~V$	3.5625		39	μs
		voltage, and temperature sensor output voltage (HS (high-speed main) mode)	$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution	2.4 V ≤ V _{DD} ≤ 5.5 V			±0.60	%FSR
Full-scale errorNotes 1, 2	Ers	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±0.60	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution	$2.4~V \leq V_{DD} \leq 5.5~V$			±4.0	LSB
Differential linearity error	DLE	10-bit resolution	$2.4~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$			±2.0	LSB
Analog input voltage	VAIN	ANIO, ANI1		0		V _{DD}	V
		ANI16 to ANI23		0		EV _{DD}	V
		Internal reference voltage output (2.4 V \leq V _{DD} \leq 5.5 V, HS (high-speed main) mode)		V _{BGR} Note 3			V
		Temperature sensor output volt (2.4 V ≤ V _{DD} ≤ 5.5 V, HS (high-sp	0	V _{TMPS25} Note 3			V

Notes 1. Excludes quantization error (±1/2 LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- 3. Refer to 31.6.2 Temperature sensor/internal reference voltage characteristics.

(4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI0, ANI16 to ANI23

(TA = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, V_{SS} = EV_{SS} = 0 V, Reference voltage (+) = V_{BGR} Note 3, Reference voltage (-) = AV_{REFM} Note 4 = 0 V, HS (high-speed main) mode)

Parameter	Symbol	Cond	MIN.	TYP.	MAX.	Unit	
Resolution	RES				8		bit
Conversion time	tconv	8-bit resolution	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	8-bit resolution	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			±0.60	%FSR
Integral linearity errorNote 1	ILE	8-bit resolution	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			±2.0	LSB
Differential linearity error Note 1	DLE	8-bit resolution	$2.4 \text{ V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$			±1.0	LSB
Analog input voltage	Vain			0		V _{BGR} Note 3	V

- **Notes 1.** Excludes quantization error (±1/2 LSB).
 - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
 - 3. Refer to 31.6.2 Temperature sensor/internal reference voltage characteristics.
 - **4.** When reference voltage (-) = Vss, the MAX. values are as follows.

Zero-scale error: Add $\pm 0.35\%$ FSR to the MAX. value when reference voltage (–) = AVREFM.

Integral linearity error: Add ±0.5 LSB to the MAX. value when reference voltage (-) = AVREFM.

Differential linearity error: Add ±0.2 LSB to the MAX. value when reference voltage (–) = AVREFM.

31.6.2 Temperature sensor/internal reference voltage characteristics

(TA = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V, HS (high-speed main) mode)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Temperature sensor output voltage	V _{TMPS25}	Setting ADS register = 80H, Ta = +25°C		1.05		V
Internal reference voltage	V _{BGR}	Setting ADS register = 81H	1.38	1.45	1.5	V
Temperature coefficient	Fvтмрs	Temperature sensor that depends on the temperature		-3.6		mV/°C
Operation stabilization wait time	tamp		5			μs

31.6.3 POR circuit characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V _{POR}	The power supply voltage is rising.		1.51	1.57	V
	V _{PDR}	The power supply voltage is falling.	1.44	1.50	1.56	V
Minimum pulse width	T _{PW}		300			μs

Note Minimum time required for a POR reset when VDD exceeds below VPDR. This is also the minimum time required for a POR reset from when VDD exceeds below 0.7 V to when VDD exceeds VPDR while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



31.6.4 LVD circuit characteristics

(Ta = -40 to +105°C, $V_{PDR} \le EV_{DD} = V_{DD} \le 5.5 \text{ V}$, $V_{SS} = EV_{SS} = 0 \text{ V}$)

	Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Detection	Supply voltage level	V _{LVD0}	Power supply rise time	3.90	4.06	4.22	V	
voltage			Power supply fall time	3.83	3.98	4.13	V	
		V _{LVD1}	Power supply rise time	3.60	3.75	3.90	V	
			Power supply fall time	3.53	3.67	3.81	٧	
		V _{LVD2}	Power supply rise time	3.01	3.13	3.25	>	
			Power supply fall time	2.94	3.06	3.18	>	
			V _{LVD3}	Power supply rise time	2.90	3.02	3.14	V
			Power supply fall time	2.85	2.96	3.07	>	
		V _{LVD4}	Power supply rise time	2.81	2.92	3.03	>	
			Power supply fall time	2.75	2.86	2.97	>	
		V _{LVD5}	Power supply rise time	2.70	2.81	2.92	>	
			Power supply fall time	2.64	2.75	2.86	V	
		V _{LVD6}	Power supply rise time	2.61	2.71	2.81	>	
			Power supply fall time	2.55	2.65	2.75	>	
		V _{LVD7}	Power supply rise time	2.51	2.61	2.71	>	
			Power supply fall time	2.45	2.55	2.65	V	
Minimum pu	llse width	tıw		300			μs	
Detection de	elay time					300	μs	

LVD Detection Voltage of Interrupt & Reset Mode

(Ta = -40 to +105°C, VPDR \leq EVDD = VDD \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol		Cond	litions	MIN.	TYP.	MAX.	Unit
Interrupt and reset	V _{LVDD0}	VPOC2,	V _{POC1} , V _{POC0} = 0, 1, 1, 1	2.64	2.75	2.86	V	
mode	V _{LVDD1}		LVIS1, LVIS0 = 1, 0	Rising release reset voltage	2.81	2.92	3.03	V
				Falling interrupt voltage	2.75	2.86	2.97	V
	V _{LVDD2}		LVIS1, LVIS0 = 0, 1	Rising release reset voltage	2.90	3.02	3.14	V
				Falling interrupt voltage	2.85	2.96	3.07	V
	V _{LVDD3}		LVIS1, LVIS0 = 0, 0	Rising release reset voltage	3.90	4.06	4.22	V
				Falling interrupt voltage	3.83	3.98	4.13	V

31.6.5 Power supply voltage rising slope characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms

Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until V_{DD} reaches the operating voltage range shown in 31.4 AC Characteristics.

31.7 LCD Characteristics

31.7.1 Resistance division method

(1) Static display mode

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, V_{L4} \text{ (MIN.)} \le V_{DD}^{Note} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V _{L4}		2.0		V _{DD}	V

Note Must be 2.4 V or higher.

(2) 1/2 bias method, 1/4 bias method

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, V_{L4} \text{ (MIN.)} \le V_{DD} \le 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V _{L4}		2.7		V _{DD}	V

(3) 1/3 bias method

(TA = -40 to +105°C, V_{L4} (MIN.) \leq $V_{DD} \leq$ 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
LCD drive voltage	V _{L4}		2.5		V _{DD}	V

31.7.2 Internal voltage boosting method

(1) 1/3 bias method

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Cond	itions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V _{L1}	C1 to C4 ^{Note 1}	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 μF	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	V _{L2}	C1 to C4 ^{Note 1} =	0.47 <i>μ</i> F	2 V _{L1} -0.1	2 V _{L1}	2 V _{L1}	V
Tripler output voltage	V _{L4}	C1 to C4 ^{Note 1} =	0.47 <i>μ</i> F	3 V _{L1} -0.15	3 V _{L1}	3 V _{L1}	V
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait timeNote 3	tvwait2	C1 to C4 ^{Note 1} =	0.47 <i>μ</i> F	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between VL1 and GND
- C3: A capacitor connected between VL2 and GND
- C4: A capacitor connected between V_{L4} and GND
- $C1 = C2 = C3 = C4 = 0.47 \mu F \pm 30\%$
- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).

(2) 1/4 bias method

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le V_{DD} \le 5.5 \text{ V}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Cor	nditions	MIN.	TYP.	MAX.	Unit
LCD output voltage variation range	V _{L1} Note 4	C1 to C5 ^{Note 1}	VLCD = 04H	0.90	1.00	1.08	V
		= 0.47 μF	VLCD = 05H	0.95	1.05	1.13	V
			VLCD = 06H	1.00	1.10	1.18	V
			VLCD = 07H	1.05	1.15	1.23	V
			VLCD = 08H	1.10	1.20	1.28	V
			VLCD = 09H	1.15	1.25	1.33	V
			VLCD = 0AH	1.20	1.30	1.38	V
			VLCD = 0BH	1.25	1.35	1.43	V
			VLCD = 0CH	1.30	1.40	1.48	V
			VLCD = 0DH	1.35	1.45	1.53	V
			VLCD = 0EH	1.40	1.50	1.58	V
			VLCD = 0FH	1.45	1.55	1.63	V
			VLCD = 10H	1.50	1.60	1.68	V
			VLCD = 11H	1.55	1.65	1.73	V
			VLCD = 12H	1.60	1.70	1.78	V
			VLCD = 13H	1.65	1.75	1.83	V
Doubler output voltage	V _{L2}	C1 to C5 ^{Note 1} =	0.47 μF	2 V _{L1} – 0.08	2 VL1	2 V _{L1}	V
Tripler output voltage	V _{L3}	C1 to C5 ^{Note 1} =	0.47 μF	3 V _{L1} – 0.12	3 VL1	3 V _{L1}	V
Quadruply output voltage	V _{L4} Note 4	C1 to C5 ^{Note 1} =	0.47 μF	4 V _{L1} – 0.16	4 V _{L1}	4 V _{L1}	V
Reference voltage setup time Note 2	tvwait1			5			ms
Voltage boost wait time ^{Note 3}	tvwait2	C1 to C5 ^{Note 1} =	0.47 μF	500			ms

Notes 1. This is a capacitor that is connected between voltage pins used to drive the LCD.

- C1: A capacitor connected between CAPH and CAPL
- C2: A capacitor connected between VL1 and GND
- C3: A capacitor connected between VL2 and GND
- C4: A capacitor connected between VL3 and GND
- C5: A capacitor connected between V_{L4} and GND
- $C1 = C2 = C3 = C4 = C5 = 0.47 \mu F \pm 30\%$
- 2. This is the time required to wait from when the reference voltage is specified by using the VLCD register (or when the internal voltage boosting method is selected [by setting the MDSET1 and MDSET0 bits of the LCDM0 register to 01B] if the default value reference voltage is used) until voltage boosting starts (VLCON = 1).
- 3. This is the wait time from when voltage boosting is started (VLCON = 1) until display is enabled (LCDON = 1).
- 4. V_{L4} must be 5.5 V or lower.

31.7.3 Capacitor split method

1/3 bias method

(Ta = -40 to +105°C, 2.4 V \leq VDD \leq 5.5 V, Vss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
V _{L4} voltage	V _{L4}	C1 to C4 = 0.47 μ F ^{Note 2}		V_{DD}		V
V _{L2} voltage	V _{L2}	C1 to C4 = 0.47 μ F ^{Note 2}	2/3 V _{L4} - 0.1	2/3 V _{L4}	2/3 V _{L4} + 0.1	V
V _{L1} voltage	V _{L1}	C1 to C4 = 0.47 μ F ^{Note 2}	1/3 V _{L4} - 0.1	1/3 V _{L4}	1/3 V _{L4} + 0.1	٧
Capacitor split wait timeNote 1	tvwait		100			ms

Notes 1. This is the wait time from when voltage bucking is started (VLCON = 1) until display is enabled (LCDON = 1).


- 2. This is a capacitor that is connected between voltage pins used to drive the LCD.
 - C1: A capacitor connected between CAPH and CAPL
 - C2: A capacitor connected between VL1 and GND
 - C3: A capacitor connected between VL2 and GND
 - C4: A capacitor connected between VL4 and GND
 - $C1 = C2 = C3 = C4 = 0.47 \mu F \pm 30\%$

31.8 RAM Data Retention Characteristics

$(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 ^{Note}		5.5	V

Note This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.



31.9 Flash Memory Programming Characteristics

(T_A = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, V_{SS} = EV_{SS} = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
System clock frequency	fclk	$1.8 \text{ V} \leq \text{V}_{DD} \leq 5.5 \text{ V}$	1		24	MHz
Number of code flash rewrites Notes 1, 2, 3	Cerwr	Retained for 20 years T _A = 85°C ^{Note 4}	1,000			Times
Number of data flash rewrites		Retained for 1 year T _A = 25°C ^{Note 4}		1,000,000		
		Retained for 5 years T _A = 85°C ^{Note 4}	100,000			
		Retained for 20 years T _A = 85°C ^{Note 4}	10,000			

Notes 1. 1 erase + 1 write after the erase is regarded as 1 rewrite.

The retaining years are until next rewrite after the rewrite.

- 2. When using flash memory programmer and Renesas Electronics self programming library
- 3. This characteristic indicates the flash memory characteristic and based on Renesas Electronics reliability test.
- 4. This temperature is the average value at which data are retained.

31.10 Dedicated Flash Memory Programmer Communication (UART)


(Ta = -40 to +105°C, 2.4 V \leq EV_{DD} = V_{DD} \leq 5.5 V, Vss = EVss = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		During flash memory programming	115,200		1,000,000	bps

31.11 Timing Specifications for Switching Flash Memory Programming Modes

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD} = \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuinit	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	tsu	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)	thd	POR and LVD reset must be released before the external reset is released.	1			ms



- <1> The low level is input to the TOOL0 pin.
- <2> The external reset is released (POR and LVD reset must be released before the external reset is released.).
- <3> The TOOL0 pin is set to the high level.
- <4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuinit: Communication for the initial setting must be completed within 100 ms after the external reset is released during this period.


tsu: Time to release the external reset after the TOOL0 pin is set to the low level

Time to hold the TOOL0 pin at the low level after the external reset is released (excluding the processing time of the firmware to control the flash memory)

CHAPTER 32 PACKAGE DRAWINGS


32.1 32-pin Products

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP32-7x7-0.80	PLQP0032GB-A	P32GA-80-GBT-1	0.2



c _____

detail of lead end




(UNIT:mm)


	(UNIT:mm)
ITEM	DIMENSIONS
D	7.00±0.10
Е	7.00±0.10
HD	9.00±0.20
HE	9.00±0.20
Α	1.70 MAX.
A1	0.10±0.10
A2	1.40
b	$0.37 {\pm} 0.05$
С	0.145±0.055
L	0.50±0.20
θ	0° to 8°
е	0.80
х	0.20
V	0.10


NOTE

- 1.Dimensions "%1" and "%2" do not include mold flash.
- 2.Dimension "%3" does not include trim offset.

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-LQFP32-7x7-0.80	PLQP0032GE-A	0.18









Reference	Dimension in Millimeters		
Symbol	Min.	Nom.	Max.
Α	_	_	1.60
A ₁	0.05	_	0.15
A ₂	1.35	1.40	1.45
D	_	9.00	_
D ₁	_	7.00	_
Е	_	9.00	_
E ₁	_	7.00	_
N	_	32	_
е	_	0.80	_
b	0.30	0.37	0.45
С	0.09	_	0.20
θ	0°	3.5°	7°
L	0.45	0.60	0.75
L ₁	_	1.00	_
aaa	_	_	0.20
bbb	_	_	0.20
ccc	_	_	0.10
ddd	_	_	0.20

32.2 44-pin Products

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP44-10x10-0.80	PLQP0044GC-A	P44GB-80-UES-2	0.36



detail of lead end





(UNIT:mm)
DIMENSIONS
10.00±0.20
10.00±0.20
12.00±0.20
12.00±0.20
1.60 MAX.
0.10±0.05
1.40±0.05
0.25
$0.37^{+0.08}_{-0.07}$
$0.145^{+0.055}_{-0.045}$
0.50
0.60±0.15
1.00±0.20
3°+5°
0.80
0.20
0.10
1.00
1.00

NOTE
Each lead centerline is located within 0.20 mm of its true position at maximum material condition.

©2012 Renesas Electronics Corporation. All rights reserved.


JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LQFP44-10×10-0.80	PLQP0044GC-D		0.36g









- NOTE) 1. 2. 3. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
 DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.
 PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE
 LOCATED WITHIN THE HATCHED AREA.
 CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.




Reference	Dimens	ion in Mil	limeters
Symbol	Min	Nom	Max
D	9.8	10.0	10.2
Е	9.8	10.0	10.2
A2		1.4	
HD	11.8	12.0	12.2
HE	11.8	12.0	12.2
А		1	1.6
A1	0.05		0.15
bp	0.22	0.37	0.45
С	0.09		0.20
θ	0 "	3.5	8 "
е		0.80	
×		-	0.20
У			0.10
Lp	0.45	0.6	0.75
L1		1.0	

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-LQFP044-10x10-0.80	PLQP0044GE-A	0.34









Reference	Dimension in Millimeters		
Symbol	Min.	Nom.	Max.
А	_	_	1.60
A ₁	0.05	_	0.15
A ₂	1.35	1.40	1.45
D	_	12.00	_
D ₁	_	10.00	_
Е	_	12.00	_
E ₁	_	10.00	-
N	_	44	_
е	_	0.80	_
b	0.30	0.37	0.45
С	0.09	_	0.20
θ	0°	3.5°	7°
L	0.45	0.60	0.75
L ₁	_	1.00	-
aaa	_	_	0.20
bbb	_	_	0.20
ccc	_	_	0.10
ddd	_	_	0.20

<R>

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-LQFP44-10x10-0.80	PLQP0044GF-A	0.3








Reference	Dimension in Millimeters		
Symbol	Min.	Nom.	Max.
А	_	_	1.70
A ₁	0.05	_	0.15
A ₂	1.35	1.40	1.45
D	1	2.00 BSC	. .
D_1	1	0.00 BSC) .
Е	1	2.00 BSC	.
E ₁	10.00 BSC.		
N	_	44	-
е	0.80 BSC.		
b	0.30	0.37	0.45
С	0.09	1	0.20
θ	0°	3.5°	8*
L	0.45	0.60	0.75
L ₁	1.00 REF.		
aaa	_	_	0.20
bbb	_	_	0.20
ccc	_		0.10
ddd	_	_	0.20

32.3 48-pin Products

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP48-7x7-0.50	PLQP0048KF-A	P48GA-50-8EU-1	0.16





©2012 Renesas Electronics Corporation. All rights reserved.

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LFQFP48-7x7-0.50	PLQP0048KB-B	_	0.2

 H_{D} Unit: mm *1_<u>D</u> 25 37 🞞 **□**□ 24 ш *2 E ш ____ 48 📖 NOTE 4 Index area NOTE) NOTE)

1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.
3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA. NOTE 3






Reference	Dimens	ions in mi	llimeters
Symbol	Min	Nom	Max
D	6.9	7.0	7.1
Е	6.9	7.0	7.1
A ₂	_	1.4	_
H _D	8.8	9.0	9.2
HE	8.8	9.0	9.2
Α	_	_	1.7
A ₁	0.05	_	0.15
bp	0.17	0.20	0.27
С	0.09	_	0.20
θ	0°	3.5°	8°
е	_	0.5	_
х	_	_	0.08
у	_	_	0.08
Lp	0.45	0.6	0.75


1.0


© 2015 Renesas Electronics Corporation. All rights reserved.

4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-LFQFP48-7x7-0.50	PLQP0048KL-A	0.18









Reference	Dimension in Millimeters		
Symbol	Min.	Nom.	Max.
А	_	-	1.60
A ₁	0.05	_	0.15
A ₂	1.35	1.40	1.45
D	ı	9.00	ı
D ₁	_	7.00	_
E	ı	9.00	ı
E ₁	_	7.00	_
N	_	48	-
е	_	0.50	_
b	0.17	0.22	0.27
С	0.09	_	0.20
θ	0,	3.5°	7°
L	0.45	0.60	0.75
L ₁	_	1.00	_
aaa	_	_	0.20
bbb		_	0.20
ссс	_	_	0.08
ddd		_	0.08

32.4 52-pin Products

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP52-10x10-0.65	PLQP0052JA-A	P52GB-65-GBS-1	0.3



detail of lead end



(UNIT:mm)


	(0)
ITEM	DIMENSIONS
D	10.00±0.10
Е	10.00±0.10
HD	12.00±0.20
HE	12.00±0.20
Α	1.70 MAX.
A1	0.10±0.05
A2	1.40
b	0.32 ± 0.05
С	0.145±0.055
L	0.50±0.15
θ	0° to 8°
е	0.65
х	0.13
У	0.10

NOTE 1. Dimensions " % 1 " and " % 2 " do not include mold flash.


2.Dimension "%3" does not include trim offset.

© 2012 Renesas Electronics Corporation. All rights reserved.

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP52-10x10-0.65	PLQP0052JD-B	P52GB-65-UET-2	0.36



NOTE Each lead centerline is located within 0.13 mm of its true position at maximum material condition.




A3

<-- Lp


32.5 64-pin Products


JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP64-12x12-0.65	PLQP0064JA-A	P64GK-65-UET-2	0.51




©2012 Renesas Electronics Corporation. All rights reserved.

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-LQFP64-12x12-0.65	PLQP0064JB-A	0.50








NOTE
1.DIMENSIONS "*1" AND "*2"DO NOT INCLUDE MOLD FLASH.
2.DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.

Reference	Dimension in Millimeters		
Symbol	Min.	Nom.	Max.
Е	11.90	12.00	12.10
D	11.90	12.00	12.10
A ₂	_	1.40	_
H _D	13.80	14.00	14.20
H _E	13.80	14.00	14.20
Α	_	_	1.70
A ₁	0.05	_	0.15
Lp	0.45	0.60	0.75
L1	_	1.00	_
b _p	0.27	0.32	0.37
С	0.09	_	0.20
е	_	0.65	_
θ	0.00	3.50	8.00
х	_	_	0.08
у	_	_	0.08


JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP64-10x10-0.50	PLQP0064KF-A	P64GB-50-UEU-2	0.35





©2012 Renesas Electronics Corporation. All rights reserved.

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LFQFP64-10x10-0.50	PLQP0064KB-C	_	0.3

Unit: mm









- NOTE)
 1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.
 3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
 4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.


Reference	Dimensions in millimeters		
Symbol	Min	Nom	Max
D	9.9	10.0	10.1
E	9.9	10.0	10.1
A ₂		1.4	_
H_D	11.8	12.0	12.2
HE	11.8	12.0	12.2
Α		l	1.7
A ₁	0.05	_	0.15
bp	0.15	0.20	0.27
С	0.09	1	0.20
θ	0°	3.5°	8°
е	_	0.5	_
х	_	_	0.08
У	_	l	0.08
L_p	0.45	0.6	0.75
L ₁	_	1.0	




© 2015 Renesas Electronics Corporation. All rights reserved.

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-LFQFP064-10x10-0.50	PLQP0064KL-A	0.36









Reference	Dimension in Millimeters		
Symbol	Min.	Nom.	Max.
А	_	_	1.60
A ₁	0.05	_	0.15
A ₂	1.35	1.40	1.45
D	_	12.00	-
D ₁	-	10.00	_
Е	_	12.00	_
E ₁	_	10.00	-
N	_	64	_
е	_	0.50	-
b	0.17	0.22	0.27
С	0.09	_	0.20
θ	0°	3.5°	7°
L	0.45	0.60	0.75
L ₁	_	1.00	_
aaa		_	0.20
bbb	_	_	0.20
ССС	_	_	0.08
ddd		_	0.08


JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-HWQFN64-8x8-0.40	PWQN0064LA-A	P64K8-40-9B5-4	0.16


Unit: mm













Reference	Dimensions in millimeters		
Symbol	Min	Nom	Max
D	7.95	8.00	8.05
Е	7.95	8.00	8.05
Α	_	_	0.80
A ₁	0.00	-	_
b	0.17	0.20	0.23
е	_	0.40	_
Lp	0.30	0.40	0.50
х		_	0.05
у		-	0.05
Z _D	_	1.00	_
ZE	_	1.00	_
C ₂	0.15	0.20	0.25
D ₂	_	6.50	_
E ₂	_	6.50	_

© 2015 Renesas Electronics Corporation. All rights reserved.

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-HWQFN064-8x8-0.40	PWQN0064LB-A	0.18





Reference	Dimension in Millimeters			
Symbol	Min.	Nom.	Max.	
Α	_	_	0.80	
A ₁	0.00	0.02	0.05	
A ₃	(0.203 REF	-	
b	0.15 0.20 0.25			
D	8.00 BSC			
E	8.00 BSC			
е	0.40 BSC			
L	0.35	0.40	0.45	
K	0.20	_	_	
D ₂	4.15	4.20	4.25	
E ₂	4.15	4.20	4.25	
aaa	0.10			
bbb	0.07			
ccc	0.10			
ddd	0.05			
eee	0.08			
fff	0.10			

APPENDIX A REVISION HISTORY

A.1 Major Revisions in This Edition

Page	Description	Classification
CHAPTER 1 OL	JTLINE	
p.4	Modification of Table 1-1. List of Ordering Part Number (1/2)	(d)
CHAPTER 6 TII	MER ARRAY UNIT	
p.193	Modification of Cautions 2 in Figure 6-11. Format of Timer Clock Select register m (TPSm) (1/2)	(a)
CHAPTER 7 RE	EAL-TIME CLOCK	
p.307	Modification of Note in Figure 7-21. Procedure for Reading Real-time Clock	(a)
p.308	Modification of Note in Figure 7-22. Procedure for Reading Real-time Clock (When the Alarm Interrupt is in Use)	(a)
p.309	Modification of Note in Figure 7-23. Procedure for Writing Real-time Clock	(a)
p.310	Modification of Note in Figure 7-24. Procedure for Writing Real-time Clock (When the Alarm Interrupt is in Use)	(a)
CHAPTER 30 E	LECTRICAL SPECIFICATIONS (A, G: TA = -40 to +85°C)	
p.905	Modification of 30.6.1 A/D converter characteristics	(a)
p.906	Modification of 30.6.1 A/D converter characteristics	(a)
p.907	Modification of 30.6.1 A/D converter characteristics	(a)
CHAPTER 31 E	ELECTRICAL SPECIFICATIONS (G: TA = -40 to +105°C)	
p.955	Modification of 31.6.1 A/D converter characteristics	(a)
p.956	Modification of 31.6.1 A/D converter characteristics	(a)
p.957	Modification of 31.6.1 A/D converter characteristics	(a)
CHAPTER 32 P	ACKAGE DRAWINGS	
p.972	Addition of package drawing in 32.2 44-pin Products (PLQP0044GF-A)	(d)

Remark "Classification" in the above table classifies revisions as follows.

- (a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
- (d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

A.2 Revision History of Preceding Editions

Here is the revision history of the preceding editions. Chapter indicates the chapter of each edition.

(1/26)

Edition	Description	Chapter
Rev 2.22	Modification of description in Figure 1-1. Part Number, Memory Size, and Package of RL78/L12	CHAPTER 1 OUTLINE
	Modification of description in Table 1-1. List of Ordering Part Number	
	Modification of description in 23.1 Overview of Safety Functions	CHAPTER 23 SAFETY FUNCTIONS
	Modification of description in 23.3.2 CRC operation function (general-purpose CRC)	
	Modification of description in 23.3.4 RAM guard function	
	Modification of description in 23.3.5 SFR guard function	

(2/26)

Edition	Description	(2/26) Chapter
Rev 2.21	The module name for 3-wire serial I/O and 3-wire serial were changed to simplified SPI.	Overall
	The module name for CSI was changed to simplified SPI.	Overall
	"Wait" was modified to "clock stretch".	
	Delete overline of SCK	
	Modification from Note to Notes 2 1.1 Features .	CHAPTER 1
	Addition of Notes 1 in 1.1 Features	OUTLINE
	Modification of Table 1-1 . List of Ordering Part Number	
	Modification of 32-pin plastic LQFP (7 × 7)	
	Addition of Table 1-2. Alternate function of 32-pin products	
	Modification of 44-pin plastic LQFP (10 × 10)	
	Addition of Table 1-3. Alternate function of 44-pin products	
	Modification of 48-pin plastic LFQFP (fine pitch) (7 × 7)	
	Addition of Table 1-4. Alternate function of 48-pin products	
	Modification of 52-pin plastic LQFP (10 × 10)	
	Addition of Table 1-5. Alternate function of 52-pin products	
	Modification of 64-pin plastic HWQFN (8 × 8)	
	Modification of 64-pin plastic LFQFP (fine pitch) (10 × 10), 64-pin plastic LQFP (12 × 12)	
	Addition of Table 1-6. Alternate function of 64-pin products	
	Modification of Table 3-3. Vector Table (1/2)	CHAPTER 3 CPU ARCHITECTURE
	Addition of Note in 4.4.5 Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers	CHAPTER 4 PORT
	Addition of Remark in 4.5.2 Register settings for alternate function whose output function is not used	FUNCTIONS
	Modification of Explanation in 4.6.1 Cautions on 1-bit manipulation instruction for port register n (Pn)	
	Modification of Cautions 3 in Figure 5-9. Format of High-speed On-chip Oscillator frequency select register (HOCODIV)	CHAPTER 5 CLOCK GENERATOR
	Modification of Cautions 2 and Remarks 2 in Figure 6-11. Format of Timer Clock Select register m (TPSm) (1/2)	CHAPTER 6 TIMER ARRAY UNIT
	Modification of Figure 6-31. Operation Timing (In One-count Mode)	
	Modification of Figure 6-58. Example of Basic Timing of Operation as Input Pulse Interval Measurement (MDmn0 = 0)	
	Modification of Figure 7-5. Format of Real-time Clock Control Register 1 (RTCC1) (2/2)	CHAPTER 7 REAL-
	Modification of description in 7.4.3 Reading/writing real-time clock	TIME CLOCK
	Addition of Figure 7-22. Procedure for Reading Real-time Clock (When the Alarm Interrupt is in Use)	
	Modification of Cautions 2 in Figure 7-23. Procedure for Writing Real-time Clock]
	Addition of Figure 7-24. Procedure for Reading Real-time Clock (When the Alarm Interrupt is in Use)	

(3/26)

Edition	Description	(3/26) Chapter
Rev 2.21	Addition of Note in CHAPTER 12 SERIAL ARRAY UNIT	CHAPTER 12
	Modification from Caution to Cautions 1 in Figure 12-9. Format of Serial Status Register mn (SSRmn) (1/2)	SERIAL ARRAY UNIT
	Addition of Cautions 2 in Figure 12-9. Format of Serial Status Register mn (SSRmn) (1/2)	
	Addition of Caution in Figure 12-9. Format of Serial Status Register mn (SSRmn) (2/2)	
	Modification of Figure 12-17. Format of Serial Standby Control Register m (SSCm)	
	Modification of Cautions 1 in Figure 13-5. Format of Peripheral Enable Register 0 (PER0)	CHAPTER 13
	Modification of title in Figure 13-20. Clock stretching (1/2)	SERIAL INTERFACE
	Modification of title in Figure 13-20. Clock stretching (2/2)	IICA
	Modification of Table 17-1. Interrupt Source List (3/3)	CHAPTER 17 INTERRUPT FUNCTIONS
	Modification of Table 29-5. Operation List (7/17)	CHAPTER 29 INSTRUCTION SET
	Modification of Notes 1 and 4 in 30.3.2 Supply current characteristics	CHAPTER 30
	Modification of Notes 1 and 5 and delete Notes 6 in 30.3.2 Supply current characteristics	ELECTRICAL SPECIFICATIONS (A, G: T _A = -40 to +85°C)
	Modification of Notes 1 and 4 in 31.3.2 Supply current characteristics	CHAPTER 31
	Modification of Notes 1 and 5 and delete Notes 6 in 31.3.2 Supply current characteristics	ELECTRICAL SPECIFICATIONS (G: T _A = -40 to +105°C)
	Addition of package drawing in 32.1 32-pin Products (PLQP0032GE-A)	CHAPTER 32
	Modification of package drawing in 32.2 44-pin Products (PLQP0044GC-A)	PACKAGE
	Addition of package drawing in 32.2 44-pin Products (PLQP0044GE-A)	DRAWINGS
	Modification of package drawing in 32.3 48-pin Products (PLQP0048KF-A)	
	Addition of package drawing in 32.3 48-pin Products (PLQP0048KL-A)	
	Addition of package drawing in 32.4 52-pin Products (PLQP0052JD-B)	
	Modification of package drawing in 32.5 64-pin Products (PLQP0064JA-A)	
	Addition of package drawing in 32.5 64-pin Products (PLQP0064JB-A)	
	Modification of package drawing in 32.5 64-pin Products (PLQP0064KF-A)	
	Addition of package drawing in 32.5 64-pin Products (PLQP0064KL-A)	

(4/26)

Edition	Description	Chapte	(4/26) er
Rev 2.20	Modification of description in 2.1.5 64-pin products	CHAPTER 2 PIN FUNCTIONS	
Nev 2.20	Modification of description in 2.1.3 64-pin products Modification of description of Caution in Figure 2-8. Pin Block Diagram for Pin Type 7-5-7		FIN
	Modification of description of Caution in Figure 2-11. Pin Block Diagram for Pin Type 8-5-2		
	Modification of description of Caution 1 in Figure 2-13. Pin Block Diagram for Pin Type 8-5-7		
	Modification of title and description in 3.3.4 Register indirect addressing	CHAPTER 3	CPU
	Modification of description in Figure 3-36. Example of CALL, CALLT	ARCHITECTUR	IRE
	Modification of description Table 4-6. Setting Examples of Registers and Output Latches When Using Alternate Function	CHAPTER 4 FUNCTIONS	PORT
	Modification of description of Remark in Figure 5-13. Examples of Incorrect Resonator Connection	CHAPTER 5 CLOCK	
	Modification of description in 5.4.4 Low-speed on-chip oscillator	GENERATOR	
	Deletion of all description of 5.7 Resonator and Oscillator Constants (1) X1 oscillation:		
	Deletion of all description of 5.7 Resonator and Oscillator Constants (2) XT1 oscillation: Crystal resonator		
	Modification of description in Figure 6-49. Block Diagram of Operation as External Event Counter	CHAPTER 6 ARRAY UNIT	TIMER
	Modification of description in Figure 6-57. Block Diagram of Operation as Input Pulse Interval Measurement		
	Modification of description in Figure 6-61. Block Diagram of Operation as Input Signal High-/Low-Level Width Measurement		
	Modification of description in Figure 6-65. Block Diagram of Operation as Delay Counter		
	Modification of description in Figure 6-69. Block Diagram of Operation as One-Shot Pulse Output Function		
	Modification of description of Caution in Figure 7-4. Format of Real-time Clock Control Register 0 (RTCC0)	CHAPTER 7 TIME CLOCK	
	Modification of description in Table 7-2. Displayed Time Digits		
	Modification of description in 10.1 Functions of Watchdog Timer	CHAPTER 10)
	Modification of description and additional of Remark in Table 10-3. Setting of Overflow Time of Watchdog Timer	WATCHDOG TIM	TIMER
	Modification of description in 10.4.3 Setting window open period of watchdog time		
	Modification of description in 10.4.4 Setting watchdog timer interval interrupt		
	Modification of description in Table 10-5. Setting of Watchdog Timer Interval Interrupt		
	Modification of description in Figure 11-4. Timing Chart When A/D Voltage Comparator Is Used	CHAPTER 11 CONVERTER	
	Modification of description of Note in Figure 11-4. Timing Chart When A/D Voltage Comparator Is Used		

Edition	Description	Chapter
Rev 2.20	Modification of description in Figure 12-8. Format of Serial Flag Clear Trigger Register mn (SIRmn)	CHAPTER 12 SERIAL ARRAY UNIT
	Modification of description of Caution in Figure 12-9. Format of Serial Status Register mn (SSRmn).	
	Modification of description in Figure 12-30. Flowchart of Master Transmission (in Continuous Transmission Mode)	
	Modification of description of Note in Figure 12-82. Example of Contents of Registers for UART Reception of UART (UART0)	
	Modification of description in Figure 14-18. External Resistance Division Method Setting Procedure During Normal Liquid Crystal Waveform Display	CHAPTER 14 LCD CONTROLLER/DRIVER
	Modification of description in Figure 14-26. Voltages and Phases of Common and Segment Signals	
	Modification of Figure 17-8. Interrupt Request Acknowledgment Timing (Minimum Time)	CHAPTER 17
	Modification of description in 17.4.3 Multiple interrupt servicing	INTERRUPT FUNCTIONS
	Addition of all description of (2) Timing diagram when the interrupt request signal is generated in the SNOOZE mode	CHAPTER 19 STANDBY FUNCTION
	Addition of all description of (3) Timing diagram when the interrupt request signal is not generated in the SNOOZE mode	
	Modification of description in Table 20-1. States of Operation During Reset Period	CHAPTER 20 RESET FUNCTION
	Modification of description in Table 24-1. Regulator Output Voltage Conditions	CHAPTER 24 REGULATOR
	Modification of description, addition of Note , deletion of Caution in Figure 25-1. Format of User Option Byte (000C0H)	CHAPTER 25 OPTION BYTE
	Modification of description in 26.1 Writing to Flash Memory by Using Flash Memory Programmer	CHAPTER 26 FLASH MEMORY
	Modification of description, addition of Note in Table 26-1. Wiring Between RL78/L12 and Dedicated Flash Memory Programmer	
	Modification of description in Figure 26-1. Environment for Writing Program to Flash Memory	
	Modification of description, addition of Note in Figure 26-2. Communication with Dedicated Flash Memory Programmer	
	Modification of description in 26.1.2 Communication mode	
	Modification of description, addition of Note , deletion of Caution in Table 26-2. Pin Connection	
	Modification of description, addition of Note in Figure 26-3. Environment for Writing Program to Flash Memory	
	Modification of description, addition of Note in Figure 26-4. Communication with External Device	
	Modification of description, addition of Note in 26.3.6 Power supply	1
	Modification of title in 26.5 Processing Time for Each Command When Dedicated Flash Memory Programmer Is in Use (Reference Value)	
	Addition of Table 26-11. Processing Time for Each Command When PG-FP6 Is in Use (Reference Value)	
	Deletion of Remark in 26.6 Self-Programming	1
	Addition of Caution in 26.8.3 Procedure for accessing data flash memory	

(6/26)

Edition	Description	Chapter
Rev 2.20	Modification of title in 27.1 Connecting E1, E2, E2 Lite, E20 On-chip Debugging Emulator	CHAPTER 27 ON-
	Modification of title and description in Figure 27-1. Connection Example of E1, E2, E2 Lite, E20 On-chip Debugging Emulator	CHIP DEBUG FUNCTION
	Modification of description in Table 29-5. Operation List	CHAPTER 29 INSTRUCTION SET
	Modification of description in 30.6.3 POR circuit characteristics	CHAPTER 30 ELECTRICAL SPECIFICATIONS (A, G: T _A = -40 to +85°C)
	Modification of description in 31.6.3 POR circuit characteristics	CHAPTER 31 ELECTRICAL SPECIFICATIONS (G: T _A = -40 to +105°C)
Rev.2.10	Modification of Figure 1-1 Part Number, Memory Size, and Package of RL78/L12	CHAPTER 1
	Addition of title and modification of description in Table 1-1 List of Ordering Part Numbers	OUTLINE
	Modification of title in 1.3.3 48-pin products	
	Modification of title in 1.3.5 64-pin products	
	Modification of Table 26-1 . Wiring Between RL78/L12 and Dedicated Flash Memory Programmer	CHAPTER 26 FLASH MEMORY
	Addition and modification of all in CHAPTER 32 PACKAGE DRAWINGS	CHAPTER 32 PACKAGE DRAWINGS

(7/26)

Edition	Description	(7/26) Chapter
Rev.2.10	Modification of pin configuration in 1.3.1 32-pin products	CHAPTER 1
	Modification of pin configuration in 1.3.2 44-pin products	OUTLINE
	Modification of pin configuration in 1.3.3 48-pin products	-
	Modification of pin configuration in 1.3.4 52-pin products	
	Modification of pin configuration in 1.3.5 64-pin products	
	Modification of description of main system clock in 1.6 Outline of Functions	
	Modification of table in 2.1.1 32-pin products	CHAPTER 2 PIN
	Modification of table in 2.1.2 44-pin products	FUNCTIONS
	Modification of table in 2.1.3 48-pin products	
	Modification of table in 2.1.4 52-pin products	
	Modification of table in 2.1.5 64-pin products	
	Addition of Caution to Figure 2-8. Pin Block Diagram for Pin Type 7-5-7	
	Addition of Caution to Figure 2-10. Pin Block Diagram for Pin Type 8-5-1	
	Addition of Caution to Figure 2-11. Pin Block Diagram for Pin Type 8-5-2	
	Addition of Caution to Figure 2-12. Pin Block Diagram for Pin Type 8-5-3	
	Addition of Cautions 1, 2 to Figure 2-13. Pin Block Diagram for Pin Type 8-5-7	
	Addition of Caution to Figure 2-14. Pin Block Diagram for Pin Type 12-1-4	
	Modification of description of <1> X1 oscillator of (1) Main system clock in 5.1 Functions of Clock Generator	CHAPTER 5 CLOCK
	Addition of description to <2> High-speed on-chip oscillator of (1) Main system clock in 5.1 Functions of Clock Generator	GENERATOR
	Modification of description of ● XT1 clock oscillator of (2) Subsystem clock in 5.1 Functions of Clock Generator	
	Addition of description to Caution 6 of Figure 5-4. Format of Clock Operation Status Control Register (CSC)	
	Modification of Remark 1 of Figure 5-10. Format of High-Speed On-Chip Oscillator Trimming Register (HIOTRM)	
	Addition of Caution to 5.6.2 Example of setting X1 oscillation clock	
	Modification of description of 5.6.3 Example of setting XT1 oscillation clock	
	Modification of Table 5-4. Changing CPU Clock	
	Addition of description to 5.6.7 Conditions before clock oscillation is stopped	
	Modification of description of 5.7 Resonator and Oscillator Constants	
	Modification of table of (2) XT1 oscillation: Crystal resonator in 5.7 Resonator and Oscillator Constants	
	Modification of Figure 6-12. Format of Timer Mode Register mn (TMRmn)	CHAPTER 6 TIMER
	Modification of Caution of Figure 6-17. Format of Timer Input Select Register 0 (TIS0)	ARRAY UNIT
	Modification of Figure 6-24. Format of Noise Filter Enable Register 1 (NFEN1)	
	Modification of description of 6.4.2 Basic rules of 8-bit timer operation function (channels 1 and 3 only)	
	Deletion of Caution from Figure 6-40. TO0n Pin Statuses by Collective Manipulation of TO0n Bit	

·		(8/26)
Edition	Description	Chapter
Rev.2.10	Modification of description of 6.8.2 Operation as external event counter	CHAPTER 6 TIMER
	Modification of Figure 6-64. Operation Procedure When Input Signal High-/Low-Level Width Measurement Function Is Used	ARRAY UNIT
	Modification of Caution of 6.9.1 Operation as one-shot pulse output function	
	Addition of Notes 1, 2 to Figure 7-5. Format of Real-time Clock Control Register 1 (RTCC1)	CHAPTER 7 REAL- TIME CLOCK
	Modification of description of 9.5 Cautions of Clock Output/buzzer Output Controller	CHAPTER 9 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER
	Addition of Figure 11-32. Flowchart for Setting up SNOOZE Mode and Notes 1, 2	CHAPTER 11 A/D
	Modification of description of (2) Input range of ANI0, ANI1 and ANI16 to ANI23 pins in 11.10 Cautions for A/D Converter	CONVERTER
	Modification of Note of 12.2.2 Lower 9 bits of the serial data register mn (SDRmn)	CHAPTER 12
	Modification of Caution 2 of Figure 12-7. Format of Serial Data Register mn (SDRmn)	SERIAL ARRAY
	Modification of Figure 12-16. Examples of Reverse Transmit Data	UNIT
	Modification of description of 12.5.7 SNOOZE mode function	
	Modification of Figure 12-69. Timing Chart of SNOOZE Mode Operation (once startup) (Type 1: DAPmn = 0, CKPmn = 0) and Note	
	Modification of Figure 12-70. Flowchart of SNOOZE Mode Operation (once startup)	
	Modification of Figure 12-71. Timing Chart of SNOOZE Mode Operation (continuous startup) (Type 1: DAPmn = 0, CKPmn = 0) and Note	
	Modification of Figure 12-72. Flowchart of SNOOZE Mode Operation (continuous startup)	
	Modification of description of 12.6.2 UART reception	
	Modification of Figure 12-85. Procedure for Resuming UART Reception	
	Modification of description of 12.6.3 SNOOZE mode function and addition of Caution5	
	Modification of Figure 12-88. Timing Chart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1)	
	Modification of Figure 12-89. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 0)	
	Modification of Figure 12-90. Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0)	
	Modification of Figure 12-91. Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)	
	Modification of Figure 12-92. Flowchart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)	
	Modification of Figure 12-99. Flowchart for LIN Reception	
	Modification of Figure 13-1. Block Diagram of Serial Interface IICA	CHAPTER 13
	Modification of Figure 13-9. Format of IICA Control Register 01 (IICCTL01)	SERIAL INTERFACE
	Addition of description to 13.3.6 IICA low-level width setting register 0 (IICWL0)	IICA
	Modification of description of 13.4.2 Setting transfer clock by using IICWL0 and IICWH0 registers, Caution 1, and Remark 2	
	Modification of Figure 13-22. Flow When Setting WUP0 = 1	
	Modification of Figure 13-23. Flow When Setting WUP0 = 0 upon Address Match (Including Extension Code Reception)	

		(9/26)
Edition	Description	Chapter
Rev.2.10	Modification of description of 13.5.13 Wakeup function	CHAPTER 13
	Modification of Figure 13-24. When Operating as Master Device after Releasing STOP Mode other than by INTIICA0	SERIAL INTERFACE
	Modification of description of (1) When communication reservation function is enabled (bit 0 (IICRSV0) of IICA flag register 0 (IICF0) = 0) in 13.5.14 Communication reservation and Remark	
	Modification of Note 1 and Remark of Figure 13-27. Communication Reservation Protocol	
	Modification of description of (2) When communication reservation function is disabled (bit 0 (IICRSV) of IICA flag register 0 (IICF0) = 1) in 13.5.14 Communication reservation	
	Modification of description of <4> of (3) If other I ² C communications are already in progress in 13.5.15 Cautions	
	Modification of Figure 13-28. Master Operation in Single-Master System	
	Modification of Figure 13-29. Master Operation in Multi-Master System, Note, and Remark	
	Modification of Figure 13-30. Slave Operation Flowchart (1)	
	Modification of Figure 17-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L) (64-pin products)	CHAPTER 17 INTERRUPT
	Modification of Figure 17-3. Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2L) (64-pin products)	FUNCTIONS
	Modification of Table 17-5. Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing During Interrupt Servicing	
	Modification of Table 19-1. Operating Statuses in HALT Mode	CHAPTER 19
	Modification of Table 19-2. Operating Statuses in STOP Mode	STANDBY FUNCTION
	Addition of description and deletion of Caution in 20.1 Timing of Reset Operation	CHAPTER 20 RESET FUNCTION
	Modification of Figure 20-4. Format of Reset Control Flag Register (RESF)	
	Modification of title of Figure 20-5. Example of Procedure for Checking Reset Source	
	Modification of Notes 3, 4 of (1) When the externally input reset signal on the RESET pin is used of Figure 21-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector	CHAPTER 21 POWER-ON-RESET CIRCUIT
	Modification of description of 22.1 Functions of Voltage Detector	CHAPTER 22
	Modification of Figure 22-4. LVD Operation Mode and Detection Voltage Settings for User Option Byte (000C1H)	VOLTAGE DETECTOR
	Modification of description of 22.4.2 When used as interrupt mode	
	Addition of Note 3 to Figure 22-7. Timing of Voltage Detector Reset Signal and Interrupt Signal Generation (Option Byte LVIMDS1, LVIMDS0 = 1, 0)	
	Addition of description and Figure 22-9. Initial Setting of Interrupt and Reset Mode	
	Modification of 22.5 Cautions for Voltage Detector	
	Addition of description to (3) 000C2H in 25.1.1 User option byte (000C0H to 000C2H)	CHAPTER 25
	Modification of Figure 25-3. Format of Option Byte (000C2H)	OPTION BYTE
	Modification of description of CHAPTER 26 FLASH MEMORY	CHAPTER 26 FLASH MEMORY
	Modification of Table 26-1. Wiring Between RL78/L12 and Dedicated Flash Memory Programmer	
	Modification of Figure 26-2. Communication with Dedicated Flash Memory Programmer	
	Modification of Table 26-2. Pin Connection	
	Modification of Remark 1 of 26.6 Self-Programming	

(10/26)

		(10/26)
Edition	Description	Chapter
Rev.2.10	Modification of description of 26.8.1 Data flash overview and Caution 2	CHAPTER 26
	Modification of Caution 3 of 26.8.3 Procedure for accessing data flash memory	FLASH MEMORY
	Modification of Table 27-1. On-Chip Debug Security ID	CHAPTER 27 ON- CHIP DEBUG FUNCTION
	Modification of title of 30.8 RAM Data Retention Characteristics, Note, and figure	CHAPTER 30
	Modification of table of 30.9 Flash Memory Programming Characteristics	ELECTRICAL SPECIFICATIONS (A, G: T _A = -40 to +85°C)
	Modification of title of 31.8 RAM Data Retention Characteristics, Note, and figure	CHAPTER 31
	Modification of table of 31.9 Flash Memory Programming Characteristics and addition of Note 4	ELECTRICAL SPECIFICATIONS (G: T _A = -40 to +105°C)
Rev.2.00	Renamed operation speed mode control register to subsystem clock supply mode control register (OSMC)	Though out
	Modification of 1.1 Features	CHAPTER 1
	Modification of Figure 1-1	OUTLINE
	Modification of part number, note , and caution	
	Deletion of COMEXP pin in 1.3.1 to 1.3.5.	
	Modification of description in 1.4 Pin Identification	
	Deletion of COMEXP pin in 1.5.1 to 1.5.5	
	Modification of table and note 2 in 1.6 Outline of Functions	
	Modification of tables in 2. 1. 1 to 2. 1. 5	CHAPTER 2
	Addition of 2.2.2 Description of Functions	PIN FUNCTIONS
	Modification of Table 2-3. Connection of Unused Pins	
	Addition of Figures 2-1 to 2-14 in 2.4 Block Diagrams of Pins	
	Modification of cautions 2 and 3 in 3.1.3 Internal data memory space	CHAPTER 3
	Figures 3-5 to 3-7 in 3.1.6 Data memory addressing were consolidated into Figure 3-5	CPU
	Modification of description in Table 3-5 .	ARCHITECTURE
	Modification of description and note 3 in Table 3-6	
	Addition of description of port 1 to port 14 in 4.2.1 to 4.2.10	CHAPTER 4
	Addition of caution to Figure 4-1	PORT FUNCTIONS
	Addition of caution to Figure 4-2	
	Addition of caution 2 to Figure 4-3	
	Addition of caution 2 to Figure 4-4	
	Addition of caution in 4.3.5	
	Addition of caution to Figure 4-5	
	Modification of caution 1 in Figure 4-6	
	Addition of caution 3 to Figure 4-6	
	Addition of caution 3 to Figure 4-7	
	Modification of description in Figure 4-8	
	Modification of description in 4.4.4 Connecting to external device with different potential (1.8 V, 2.5 V, 3 V) $$	

(11/26)

		(11/26)
Edition	Description	Chapter
Rev.2.00	Addition of 4.4.5 Handling different potential (1.8 V, 2.5 V, 3 V) by using I/O buffers	CHAPTER 4
	Addition of 4.5.1 Basic concept when using alternate function	PORT FUNCTIONS
	Addition of 4.5.2 Register settings for alternate function whose output function is not used	
	Addition of 4.5.3 Register setting examples for used port and alternate functions	
	Modification of description in 4.6.2 Notes on specifying the pin settings	
	Modification of description in 5.1 Functions of Clock Generator	CHAPTER 5
	Modification of description in Figure 5-1	CLOCK GENERATOR
	Modification of description in 5.3.5 Oscillation stabilization time select register (OSTS)	CENERATOR
	Modification of cautions 2 and 3 in Figure 5-6	_
	Modification of description in Figure 5-8	_
	Modification of remarks 1 and 2 in Figure 5-10	_
	Modification of description in 5.4.3 High-speed on-chip oscillator	
	Modification of description in 5.4.4 Low-speed on-chip oscillator	
	Modification of description in 5.6.1 Example of setting high-speed on-chip oscillator	
	Modification of description in 5.6.3 Example of setting XT1 oscillation clock	
	Modification of description in Figure 5-15	
	Modification of caution in Table 5-3 (2/5)	
	Modification of description in Table 5-3 (3/5)	
	Addition of remark 2 to Table 5-3 (3/5)	
	Modification of description in Table 5-3 (4/5)	
	Modification of description in Table 5-3 (5/5)	
	Addition of 5.7 Resonator and Oscillator Constants	
	Modification of description of the timer array unit	CHAPTER 6
	Modification of description in 6.1.2 Simultaneous channel operation function (1) One-shot pulse output	TIMER ARRAY UNIT
	Modification of description in Figure 6-1	
	Modification of description in Figures 6-2 and 6-3	
	Modification of description in Figures 6-4 and 6-5	
	Modification of description in Figure 6-6	_
	Modification of caution 1 in 6.3.1 Peripheral enable register 0 (PER0)	
	Modification of description in Figure 6-19	-
	Modification of description in 6.3.15 Noise filter enable register 1 (NFEN1)	_
	Modification of remark in 6.5.3 Operation of counter (2) Operation of event counter mode	-
	Modification of description and remark in Figure 6-30	1
	Modification of description in 6.7 Timer Input (TImn) Control	-
	Modification of Figure 6-49	1
	Modification of description in 6.8.4 Operation as input pulse interval measurement]
	Modification of Figure 6-57	1
	Modification of description in Figure 6-60	1
	Modification in Figure 6-61	1
	Modification of description in Figure 6-64	1
	Modification of Figure 6-65	

(12/26)

Edition	Description	(12/26) Chapter
Rev.2.00	Modification of description in Figure 6-68	CHAPTER 6
Rev.2.00	Modification of Figure 6-69	TIMER ARRAY UNIT
	Modification of description in Figure 6-73	-
	Modification of description in 7.1 Functions of Real-time Clock	CHAPTER 7
	Modification of description in Figure 7-1	REAL-TIME CLOCK
	Modification of description in 7.3 Registers Controlling Real-time Clock	-
	Modification of cautions 1 and 2 in Figure 7-2	-
	Modification of description in 7.3.2 Subsystem clock supply mode control register (OSMC)	-
	Modification of note and caution 2 in Figure 7-4	-
	Modification of caution 2 in Figure 7-4 Modification of caution 2 in Figure 7-6	CHAPTER 7
	-	REAL-TIME CLOCK
	Modification of description in 7.3.16 Port mode register 3 (PM3)	_
	Modification of description in 7.3.17 Port register 3 (P3)	-
	Modification of note 1 in 7.4.1 Starting operation of real-time clock	-
	Modification of caution 2 in Figure 7-24	-
	Addition of correction example 1 and Figure 7-25	
	Modification of description in Table 8-1	CHAPTER 8 12-BIT INTERVAL
	Modification of description in Figure 8-1	TIMER
	Modification of cautions 1 and 2 in 8.3.1 Peripheral enable register 0 (PER0)	<u> </u>
	Modification of description in 8.3.2 Subsystem clock supply mode control register (OSMC) and Figure 8-3	
	Modification of description in 8.4.2 Start of count operation and re-enter to HALT/STOP mode after returned from HALT/STOP mode	
	Modification of caution in 9.1 Functions of Clock Output/Buzzer Output Controller	CHAPTER 9
	Modification of cautions 2 and 3 in Figure 9-3	CLOCK
	Modification of description in 9.4.1 Operation as output pin	OUTPUT/BUZZER OUTPUT CONTROLLER
	Modification of description in 10.1 Functions of Watchdog Timer	CHAPTER 10
	Modification of description in Table 10-1	WATCHDOG TIMER
	Modification of description in Figure 10-1	-
	Modification of caution 2 in 10.4.1 Controlling operation of watchdog timer	-
	Modification of description in 11.1 Function of A/D Converter	CHAPTER 11
	Modification of description in Figure 11-1	A/D CONVERTER
	Modification of description in 11.2 Configuration of A/D Converter	-
	Modification of caution 4 in Figure 11-4	-
	Modification of note 3 and caution 1 in Table 11-3 (1/4)	-
	Modification of note 8 and caution 1 in Table 11-3 (2/4)	1
	Modification of note 4 and caution 1 in Table 11-3 (3/4)	1
	Modification of note 9 and caution 1 in Table 11-3 (4/4)	1
	Modification of Figure 11-5	1
	Modification of cautions 2 and 3 in Figure 11-6	1
	Modification of description of ADREFP1, ADREFP0, ADRCK, and AWC bits in Figure 11-7	1
	I Modification of accomption of ADIALI 11. ADIALI 10. ADIAON. and AWO bits in Fidure 11-1	

<u> </u>		(13/26)
Edition	Description	Chapter
Rev.2.00	Modification of cautions 2 and 3 in Figure 11-13	CHAPTER 11
	Modification of description in 11.3.10 A/D test register (ADTES)	A/D CONVERTER
	Modification of description of ADTES1 and ADTES0 bits in Figure 11-14	
	Modification of description in 11.3.11 Registers controlling port function of analog input pins	
	Modification of Figure 11-15 and description	
	Modification of Figure 11-20	
	Modification of Figure 11-22	
	Modification of Figure 11-23	
	Modification of Figure 11-24	
	Modification of Figure 11-25	
	Modification of Figure 11-26	
	Modification of Figure 11-27 and caution	
	Modification of description in 11.8 SNOOZE Mode Function	
	Modification of Figures 11-34 and 11-35	
	Modification of description in 11.10 (5) Analog input (ANIn) pins	
	Modification of description in 11.10 (6) Input impedance of analog input (ANIn) pins	
	Modification of description in 12.1.1 3-wire serial I/O (CSI00, CSI01)	CHAPTER 12
	Modification of Figure 12-1	SERIAL ARRAY
	Modification of caution 1 in Figure 12-3	UNIT
	Modification of description in 12.3.5 Higher 7 bits of the serial data register mn (SDRmn)	
	Modification of Figure 12-16	
	Modification of caution in 12.3.14 Serial standby control register m (SSCm)	
	Modification of description in Figure 12-17	
	Addition of Figure 12-18	
	Addition of 12.3.17 Registers controlling port functions of serial input/output pins	
	Modification of description in 12.5 Operation of 3-Wire Serial I/O (CSI00, CSI01) Communication	
	Modification of Figure 12-26	
	Modification of Figure 12-28	
	Modification of Figure 12-30	
	Modification of Figure 12-33	
	Modification of Figure 12-34	
	Modification of Figure 12-36	
	Modification of Figure 12-38	
	Modification of Figure 12-44	
	Modification of Figure 12-46	
	Modification of note 1 in 12.5.4 Slave transmission	
	Modification of Figure 12-50	
	Modification of Figure 12-52	
	Modification of Figure 12-54	
	Modification of description and note 1 in 12.5.5 Slave reception	
	Modification of Figure 12-60	

(14/26)

		(14/26)
Edition	Description	Chapter
Rev.2.00	Modification of note 1 in 12.5.6 Slave transmission/reception	CHAPTER 12 SERIAL
	Modification of caution 2 in Figure 12-64	ARRAY UNIT
	Modification of Figure 12-66	
	Modification of Figure 12-68	
	Modification of description and caution 2 in 12.5.7 SNOOZE mode function	
	Modification of caution 2 in Figure 12-71	
	Modification of Figure 12-76	
	Modification of Figure 12-79	
	Modification of Figure 12-81	
	Modification of Figure 12-87	
	Modification of description in 12.6.3 SNOOZE mode function	
	Addition of Table 12-3	
	Modification of description in (1) SNOOZE mode operation (EOCm1 = 0, SSECm = $0/1$) in 12.6.3 SNOOZE mode function	
	Modification of description in (2) SNOOZE mode operation (EOCm1 = 1, SSECm = 0: Error interrupt (INTSREq) generation is enabled) in 12.6.3 SNOOZE mode function	
	Modification of Figure 12-90	
	Modification of description in (3) SNOOZE mode operation (EOCm1 = 1, SSECm = 1: Error interrupt (INTSREq) generation is stopped) in 12.6.3 SNOOZE mode function	
	Modification of Figure 12-92	
	Modification of caution 1 in Figure 13-5	CHAPTER 13 SERIAL
	Addition of note 2 to Figure 13-6 (3/4)	INTERFACE IICA
	Addition of note to Figure 13-6 (4/4)	
	Modification of description in Figure 13-9 (2/2)	
	Modification of remark in 13.3.7 IICA high-level width setting register 0 (IICWH0)	
	Modification of Figure 13-28	
	Modification of Figure 13-29 (1/3)	
	Modification of Figure 13-29 (3/3)	
	Modification of Figure 13-30	
	Modification of Tables 14-1 (1/3) to (3/3)	CHAPTER 14
	Modification of description in 14.1 Functions of LCD Controller/Driver	LCD
	Modification of Tables 14-2 (1/5) to (5/5)	CONTROLLER/DRIVER
	Modification of Table 14-3	
	Modification of Figure 14-1	
	Modification of caution 1 in Figure 14-2	
	Modification of description in Figure 14-3	
	Modification of Table 14-4	
	Modification of description in Figure 14-4 (1/2)	
	Modification of caution 1 in Figure 14-4 (2/2)	
	Modification of Figure 14-5	
	Modification of cautions 1 and 3 in Figure 14-6	
	Modification of Figure 14-19 and caution 2	
	Modification of Figure 14-20 and caution	
	Modification of Figure 14-20 and caution	

		(15/26)
Edition	Description	Chapter
Rev.2.00	Modification of Figure 15-1	CHAPTER 15
	Modification of description in 15.3.1 Multiplication/division control register (MDUC)	MULTIPLIER AND DIVIDER/MULTIPLY- ACCUMULATOR
	Modification of description and note 1 in Figure 15-5	
	Modification of description in 15.4.4 Multiply-accumulation (signed) operation	-
	Modification of Figure 15-9	-
	Modification of description in 15.4.5 Division operation	
	Modification of description in 16.1 Functions of DMA Controller	CHAPTER 16
	Modification of Figure 16-9	DMA CONTROLLER
	Modification of note 3 in Table 17-2 (2/3)	CHAPTER 17
	Modification of caution 1 in Figure 17-2	INTERRUPT FUNCTION
	Modification of description in 17.3.5 Program status word (PSW)	FUNCTION
	Modification of Figure 17-9	
	Modification of description and remark 3 in Table 17-5	
	Modification of description in Table 18-1	CHAPTER 18
	Modification of description in Table 18-2	KEY INTERRUPT FUNCTION
	Modification of caution in 19.3.1 HALT mode	CHAPTER 19
	Modification of note 2 in Figure 19-1	STANDBY
	Modification of Figures 19-2 (1) and (2)	FUNCTION
	Modification of Figure 19-3 (1), note 2, and remark 1	
	Modification of Figure 19-3 (2) and note 2	
	Modification of note 2, caution, and remarks in Figure 19-3 (3)	
	Modification of Figures 19-4 (1) and (2)	
	Modification of description in 19.3.3 SNOOZE mode	
	Modification of description, caution 3, and remark	CHAPTER 20
	Modification of Figures 20-2 and 2-3	RESET FUNCTION
	Modification of note 3 in Figure 20-3	
	Modification of description in Table 20-1 and addition of note	
	Modification of Table 20-2 and remark	
	Modification of description in Table 20-3	
	Modification of Figure 20-5	
	Modification of description, caution, and remarks 1 and 2 in 21.1 Functions of Power-on-reset Circuit	CHAPTER 21 POWER-ON-RESET
	Modification description in 21.3 Operation of Power-on-reset Circuit	CIRCUIT
	Modification of description in Figure 21-2 (1/3)	1
	Modification of description in Figure 21-2 (2/3)	1
	Modification of description in Figure 21-2 (3/3)	1
	Modification of description in 22.1 Functions of Voltage Detector	CHAPTER 22
	Modification of description in Figure 22-2	VOLTAGE
	Modification of note 2 in Figure 22-3	DETECTOR
	Modification of description in Table 22-1 (1/2)	1
	Modification of description in Table 22-1 (2/2)	
	Modification of description in 22.4.1 When used as reset mode	1

(16/26)

		(16/26)
Edition	Description	Chapter
Rev.2.00	Modification of Figure 22-4	CHAPTER 22
	Modification of description in 22.4.2 When used as interrupt mode	VOLTAGE DETECTOR
	Modification of Figure 22-5	
	Modification of description in 22.4.3 When used as interrupt and reset mode	
	Modification of description in Figure 22-6 (1/2)	
	Modification of description in Figure 22-6 (2/2)	
	Modification of (6), (7), and remark in 23.1 Overview of Safety Functions	CHAPTER 23
	Modification of description in Figure 23-3	SAFETY FUNCTIONS
	Modification of caution and remarks in Figure 23-7	
	Addition of Figure 23-8	
	Modification of description and note in Figure 23-11	
	Modification of description in 23.3.7 Frequency detection function	
	Modification of description in 23.3.8 A/D test function	
	Modification of description in 23.3.8.1 A/D test register (ADTES)	
	Modification of description in 23.3.8.2 Analog input channel specification register (ADS)	
	Modification of description of (2) and (3) in 25.1.1 User option byte (000C0H to 000C2H)	CHAPTER 25
	Modification of description in Figure 25-2 (1/2)	OPTION BYTE
	Modification of description, caution 2, and remark 3 in Figure 25-2 (2/2)	
	Modification of caution 2 in Figure 25-3	
	Modification of description	CHAPTER 26
	Modification of note in Table 26-1	FLASH MEMORY
	Modification of note 3 in Figure 26-2	
	Modification of description, note, and caution in Table 26-2	
	Modification of note in Figure 26-4	
	Modification of description and note in Table 26-3	
	Modification of remark 1 in 26.3.1 P40/TOOL0 pin	
	Addition of description in 26.4 Serial Programming Method	
	Addition of description in 26.5 Processing Time for Each Command When PG-FP5 is in Use (Reference Value)	
	Addition of description in 26.6 Self-Programming	
	Modification of description in 26.7 Security Settings	
	Addition of description in 26.8.1 Data flash overview	
	Addition of description in 26.8.2 Register controlling data flash memory	
	Addition of description in 26.8.3 Procedure for accessing data flash memory	
	Modification of description in Absolute Maximum Ratings (TA = 25°C) (1/3)	CHAPTER 30
	Modification of description and note 2 in Absolute Maximum Ratings (TA = 25°C) (2/3)	ELECTRICAL
	Modification of table, note, caution, and remark in 30.2.1 X1, XT1 oscillator characteristics	SPECIFICATIONS (A, G: TA = -40 to +85°C)
	Modification of table, notes 2 and 3 in 30.3.1 Pin characteristics (1/5)	J G. 1A = -40 to +65 C)
	Modification of notes 1 and 3 in 30.3.1 Pin characteristics (2/5)	
	Modification of notes 1 and 4 in 30.3.2 Supply current characteristics (1/3)	
	Modification of table, notes 1, 5, and 6 in 30.3.2 Supply current characteristics (2/3)	
	Modification of table, notes 1, 3, 4, and 5 to 10 in 30.3.2 Supply current characteristics (3/3)	

(17/26)

		(17/26)
Edition	Description	Chapter
Rev.2.00	Modification of table in 30.4 AC Characteristics	CHAPTER 30 ELECTRICAL SPECIFICATIONS (A, G: TA = -40 to +85°C)
	Addition of Minimum Instruction Execution Time during Main System Clock Operation	
	Modification of AC Timing Test Points and External System Clock Timing	
	Modification of AC Timing Test Points	
	Modification of description, notes 1 and 2 in (1) During communication at same potential (UART mode)	
	Modification of description, remark 2 in (2) During communication at same potential (CSI mode)	
	Modification of description in (3) During communication at same potential (CSI mode)	
	Modification of description, notes 1 and 3, and remark 3 in (4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)	
	Modification of description, and remark 3 in (4) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)	
	Modification of table, and note 1, caution, and remark 3 in (5) Communication at different potential (2.5 V, 3 V) (CSI mode)	
	Modification of table and note in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (1/3)	
	Modification of table and notes 1 to 3 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (2/3)	
	Modification of table, note 3, and remark 3 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (3/3)	
	Modification of table in (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/2)	
	Modification of table in (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/2)	
	Addition of (1) I ² C standard mode	
	Addition of (2) I ² C fast mode	
	Addition of (3) I ² C fast mode plus	
	Addition of table in 30.6.1 A/D converter characteristics	
	Modification of description and notes 3 to 5 in 30.6.1 (1)	
	Modification of description, notes 3 and 4 in 30.6.1 (2)	
	Modification of description, notes 3 and 4 in 30.6.1 (3)	
	Modification of description, notes 3 and 4 in 30.6.1 (4)	
	Modification of the table in 30.6.2 Temperature sensor/internal reference voltage characteristics	
	Modification of the table and note in 30.6.3 POR circuit characteristics	
	Modification of the table of LVD Detection Voltage of Interrupt & Reset Mode	
	Modification from V _{DD} rise slope to Power supply voltage rising slope in 30.6.5 Supply voltage rise time	
	Modification of description in 30.10 Dedicated Flash Memory Programmer Communication (UART)	
	Modification of the figure in 30.11 Timing Specifications for Switching Flash Memory Programming Modes	

(18/26)

F 122		(18/26
Edition	Description	Chapter
Rev.2.00	Addition of products for industrial applications (G: TA = -40 to +105°C)	CHAPTER 31 ELECTRICAL SPECIFICATIONS (G: TA = -40 to +105°C)
	Addition of product names for industrial applications (G: T _A = -40 to +105°C)	CHAPTER 32 PACKAGE DRAWINGS
Rev.1.00	Renamed interval timer (unit) to 12-bit interval timer	Though out
	Addition of pin name of the peripheral I/O redirection function	
	Renamed VLVI, VLVIH, VLVIL to VLVD, VLVDH, VLVDL (LVD detection voltage)	
	Renamed interrupt source of RAM parity error (RAMTOP) to RPE	
	Modification from 1.2 Ordering Information to 1.2 List of Part Numbers	CHAPTER 1
	Addition of Figure 1-1. Part Number, Memory Size, and Package of RL78/L12	OUTLINE
	Modification of description of INTP0 to INTP7 in 1.4 Pin Identification	
	Modification of 1.5 Block Diagram	
	Addition and Modification of description in 1.6 Outline of Functions	
	Modification of 2.1 Port Function	CHAPTER 2
	Addition of remark to 2.3 Pin I/O Circuits and Recommended Connection of Unused Pins	PIN FUNCTIONS
	Change of Figure 2-1. Pin I/O Circuit List	
	Modification of description in 3.1 Memory Space	CHAPTER 3
	Modification of Figures 3-1 to 3-3	CPU
	Addition of remark to Table 3-1. Correspondence Between Address Values and Block Numbers in Flash Memory	ARCHITECTURE
	Modification of description in 3.1.1 (4) On-chip debug security ID setting area	
	Modification of description in 3.1.2 Mirror area	
	Deletion of caution 2 in Figure 3-4. Format of Processor Mode Control Register (PMC)	
	Modification of description and cautions 1, 2 in 3.1.3 Internal data memory space	
	Modification of description in 3.1.6 Data memory addressing	
	Addition of Figures 3-5 to 3-7	
	Modification of 3.2.1 Control registers, 3.2.2 General-purpose registers, and 3.2.3 ES and CS registers	
	Modification of description in 3.2.4 Special function registers (SFRs)	
	Addition of note 5 to Table 3-5. SFR List (3/4)	
	Modification of description in 3.2.5 Extended special function registers (2nd SFRs: 2nd Special Function Registers)	
	Modification of After Reset of HIOTRM register and notes 1, 2 in Table 3-6 . Extended SFR (2nd SFR) List (1/6)	
	Modification of Figures 3-14 to 3-16, 3-18 to 3-41	
	Modification of [Operand format] in 3.4.1 Implied addressing	
	Modification of [Operand format] in 3.4.3 Direct addressing	
	Modification of [Function] in 3.4.7 Based addressing	
	Modification from [Operand format] to [Description format], modification of [Function] and [Description format], and addition of description in 3.4.9 Stack addressing	

(19/26)

Rev.1.00 Modification of description in 4.1 Port Functions Addition of caution to 4.3 Registers Controlling Port Function Modification of Figure 4-2. Format of Port Register (64-pin products) Modification of description and addition of caution to 4.3.3 Pull-up resistor option registers (PUxx) Addition of description in 4.3.5 Port output mode registers (POM1) Addition of cautions 1 and 2 to Figure 4-6. Format of Port Mode Control Register Modification of description in 4.3.8 Peripheral I/O redirection register (PIOR) Modification of description in 4.4.1 (2) Input mode and 4.4.3 (2) Input mode Modification of description in 4.4.4 Connecting to external device with different potential (1.8 V, 2.5 V, 3 V) Addition of caution to 4.5 Settings of Port Mode Register, and Output Latch When Using Alternate Function Addition of 4.6.2 Notes on specifying the pin settings Addition of Figure 5-1. Block Diagram of Clock Generator CHAPTER CLOCK GENERATI	
Addition of caution to 4.3 Registers Controlling Port Function Modification of Figure 4-2. Format of Port Register (64-pin products) Modification of description and addition of caution to 4.3.3 Pull-up resistor option registers (PUxx) Addition of description in 4.3.5 Port output mode registers (POM1) Addition of cautions 1 and 2 to Figure 4-6. Format of Port Mode Control Register Modification of description in 4.3.8 Peripheral I/O redirection register (PIOR) Modification of description in 4.4.1 (2) Input mode and 4.4.3 (2) Input mode Modification of description in 4.4.4 Connecting to external device with different potential (1.8 V, 2.5 V, 3 V) Addition of caution to 4.5 Settings of Port Mode Register, and Output Latch When Using Alternate Function Addition of 4.6.2 Notes on specifying the pin settings Addition of 5.1 (1) <2> High-speed on-chip oscillator Modification of Figure 5-1. Block Diagram of Clock Generator	
Modification of Figure 4-2. Format of Port Register (64-pin products) Modification of description and addition of caution to 4.3.3 Pull-up resistor option registers (PUxx) Addition of description in 4.3.5 Port output mode registers (POM1) Addition of cautions 1 and 2 to Figure 4-6. Format of Port Mode Control Register Modification of description in 4.3.8 Peripheral I/O redirection register (PIOR) Modification of description in 4.4.1 (2) Input mode and 4.4.3 (2) Input mode Modification of description in 4.4.4 Connecting to external device with different potential (1.8 V, 2.5 V, 3 V) Addition of caution to 4.5 Settings of Port Mode Register, and Output Latch When Using Alternate Function Addition of 5.1 (1) <2> High-speed on-chip oscillator Modification of Figure 5-1. Block Diagram of Clock Generator	ICTIONS
Modification of description and addition of caution to 4.3.3 Pull-up resistor option registers (PUxx) Addition of description in 4.3.5 Port output mode registers (POM1) Addition of cautions 1 and 2 to Figure 4-6. Format of Port Mode Control Register Modification of description in 4.3.8 Peripheral I/O redirection register (PIOR) Modification of description in 4.4.1 (2) Input mode and 4.4.3 (2) Input mode Modification of description in 4.4.4 Connecting to external device with different potential (1.8 V, 2.5 V, 3 V) Addition of caution to 4.5 Settings of Port Mode Register, and Output Latch When Using Alternate Function Addition of 4.6.2 Notes on specifying the pin settings Addition of 5.1 (1) <2> High-speed on-chip oscillator Modification of Figure 5-1. Block Diagram of Clock Generator	
(PUxx) Addition of description in 4.3.5 Port output mode registers (POM1) Addition of cautions 1 and 2 to Figure 4-6. Format of Port Mode Control Register Modification of description in 4.3.8 Peripheral I/O redirection register (PIOR) Modification of description in 4.4.1 (2) Input mode and 4.4.3 (2) Input mode Modification of description in 4.4.4 Connecting to external device with different potential (1.8 V, 2.5 V, 3 V) Addition of caution to 4.5 Settings of Port Mode Register, and Output Latch When Using Alternate Function Addition of 4.6.2 Notes on specifying the pin settings Addition of 5.1 (1) <2> High-speed on-chip oscillator Modification of Figure 5-1. Block Diagram of Clock Generator	
Addition of cautions 1 and 2 to Figure 4-6. Format of Port Mode Control Register Modification of description in 4.3.8 Peripheral I/O redirection register (PIOR) Modification of description in 4.4.1 (2) Input mode and 4.4.3 (2) Input mode Modification of description in 4.4.4 Connecting to external device with different potential (1.8 V, 2.5 V, 3 V) Addition of caution to 4.5 Settings of Port Mode Register, and Output Latch When Using Alternate Function Addition of 4.6.2 Notes on specifying the pin settings Addition of 5.1 (1) <2> High-speed on-chip oscillator Modification of Figure 5-1. Block Diagram of Clock Generator	
Modification of description in 4.3.8 Peripheral I/O redirection register (PIOR) Modification of description in 4.4.1 (2) Input mode and 4.4.3 (2) Input mode Modification of description in 4.4.4 Connecting to external device with different potential (1.8 V, 2.5 V, 3 V) Addition of caution to 4.5 Settings of Port Mode Register, and Output Latch When Using Alternate Function Addition of 4.6.2 Notes on specifying the pin settings Addition of 5.1 (1) <2> High-speed on-chip oscillator Modification of Figure 5-1. Block Diagram of Clock Generator	
Modification of description in 4.4.1 (2) Input mode and 4.4.3 (2) Input mode Modification of description in 4.4.4 Connecting to external device with different potential (1.8 V, 2.5 V, 3 V) Addition of caution to 4.5 Settings of Port Mode Register, and Output Latch When Using Alternate Function Addition of 4.6.2 Notes on specifying the pin settings Addition of 5.1 (1) <2> High-speed on-chip oscillator Modification of Figure 5-1. Block Diagram of Clock Generator	
Modification of description in 4.4.4 Connecting to external device with different potential (1.8 V, 2.5 V, 3 V) Addition of caution to 4.5 Settings of Port Mode Register, and Output Latch When Using Alternate Function Addition of 4.6.2 Notes on specifying the pin settings Addition of 5.1 (1) <2> High-speed on-chip oscillator Modification of Figure 5-1. Block Diagram of Clock Generator	
V, 2.5 V, 3 V) Addition of caution to 4.5 Settings of Port Mode Register, and Output Latch When Using Alternate Function Addition of 4.6.2 Notes on specifying the pin settings Addition of 5.1 (1) <2> High-speed on-chip oscillator Modification of Figure 5-1. Block Diagram of Clock Generator CHAPTER CLOCK	
Alternate Function Addition of 4.6.2 Notes on specifying the pin settings Addition of 5.1 (1) <2> High-speed on-chip oscillator Modification of Figure 5-1. Block Diagram of Clock Generator CHAPTER CLOCK	
Addition of 5.1 (1) <2> High-speed on-chip oscillator Modification of Figure 5-1. Block Diagram of Clock Generator CHAPTER CLOCK	
Modification of Figure 5-1. Block Diagram of Clock Generator CLOCK	
Modification of Figure 5-1. Block Diagram of Clock Generator	5
GENERATO	
Modification of cautions 1, 7 and addition of cautions 4 to 6 to Figure 5-2. Format of Clock Operation Mode Control Register (CMC)	UR
Deletion of cautions 1 to 4 and addition of cautions 1 to 3 in 5.3.8 High-speed on-chip oscillator frequency select register (HOCODIV)	
Modification of caution in Figure 5-12. Example of External Circuit of XT1 Oscillator	
Modification of note 3 in Figure 5-14. Clock Generator Operation When Power Supply Voltage Is Turned On	
Modification of description of [Option byte setting] in 5.6.1 Example of setting high-speed on- chip oscillator	
Addition of description to 5.6.2 Example of setting X1 oscillation clock	
Addition of description to Figure 5-15. CPU Clock Status Transition Diagram	
Addition of description to Table 5-3. CPU Clock Transition and SFR Register Setting Examples	
Modification and deletion of description in Table 5-4. Changing CPU Clock	
Modification of remark 2 to 5.6.6 Time required for switchover of CPU clock and system clock	
Modification of description in 6.1.1 (7) Delay counter CHAPTER	6
Modification of caution in 6.1.2 (4) Remote control output function TIMER ARI	RAY UNIT
Modification of Figure 6-2. Internal Block Diagram of Channels 0, 2, 4, 6 of Timer Array Unit 0	
Addition of Figures 6-3 to 6-6	
Modification of Table 6-3. Timer Count Register mn (TCRmn) Read Value in Various Operation Modes	
Modification of description in 6.2.2 Timer data register mn (TDRmn)	
Modification of caution 1 in Figure 6-10. Format of Peripheral Enable Register 0 (PER0)	
Modification of note and remark 2 and addition of caution 2 to Figure 6-11. Format of Timer Clock Select register m (TPSm) (1/2)	
Modification of note 1 in Figure 6-12. Format of Timer Mode Register mn (TMRmn)	
Modification of Setting of starting counting and interrupt and addition of note 3 in Figure 6-12 . Format of Timer Mode Register mn (TMRmn) (4/4)	

Edition	Description	(20/2 Chapter
Rev.1.00	Modification of description in Figure 6-16. Format of Timer Channel Stop register m (TTm)	CHAPTER 6
	Addition of caution to Figure 6-17. Format of Timer Input Select register 0 (TIS0)	TIMER ARRAY UNIT
	Modification of description in Figure 6-19. Format of Timer Output Enable register m (TOEm)	
	Modification of description in Table 6-6. Operations from Count Operation Enabled State to	
	Timer count Register mn (TCRmn) Count Start	
	Addition of title and remark to 6.5.3 Operation of counter	
	Modification of description, remark and addition note to Figure 6-30. Start Timing (In Capture Mode: Input Pulse Interval Measurement)	
	Modification of description in 6.6.2 TOmn Pin Output Setting	
	Modification of Figures 6-35 to 6-37	
	Modification of Figures 6-47, 6-51, 6-55, 6-59, 6-63, 6-67 Block Diagram	
	Modification of remark in 6.8.3 Operation as multiple PWM output function	
	Modification of Figure 6-83. Procedure for Setting Remote control Output	
	Modification of 7.4.2 Shifting to HALT/STOP mode after starting operation	CHAPTER 7
	Modification of figure title in Figure 7-23	REAL-TIME CLOC
	Modification of Figure 8-5. 12-bit Interval Timer Operation Timing (ITMCMP11 to ITMCMP0 = 0FFH, count clock: fsub = 32.768 kHz)	CHAPTER 8 INTERVAL TIMER
	Addition of 9.3.3 Port mode registers 5, 14 (PM5, PM14)	CHAPTER 9
	Addition of 9.5 Cautions of clock output/buzzer output controller	CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER
	Modification of description in 10.1 Functions of Watchdog Timer, 10.4.4 Setting watchdog timer interval interrupt	CHAPTER 10 WATCHDOG TIMER
	Modification of Figure 11-1. Block Diagram of A/D Converter	CHAPTER 11
	Modification of error in 11.2 (9) AVREFP pin	A/D CONVERTER
	Modification of caution 1 in 11.3.1 Peripheral enable register 0 (PER0)	
	Modification of caution 1 in 11.3.1 Peripheral enable register 0 (PER0) Modification of cautions 1 and 3 and addition of caution 2 in 11.3.2 A/D converter mode register 0 (ADM0)	
	Modification of cautions 1 and 3 and addition of caution 2 in 11.3.2 A/D converter mode	
	Modification of cautions 1 and 3 and addition of caution 2 in 11.3.2 A/D converter mode register 0 (ADM0)	
	Modification of cautions 1 and 3 and addition of caution 2 in 11.3.2 A/D converter mode register 0 (ADM0) Modification of Table 11-1. Settings of ADCS and ADCE Bits Modification of description and addition of note 2 and caution 4 to Figure 11-4. Timing Chart	
	Modification of cautions 1 and 3 and addition of caution 2 in 11.3.2 A/D converter mode register 0 (ADM0) Modification of Table 11-1. Settings of ADCS and ADCE Bits Modification of description and addition of note 2 and caution 4 to Figure 11-4. Timing Chart When A/D Voltage Comparator Is Used	
	Modification of cautions 1 and 3 and addition of caution 2 in 11.3.2 A/D converter mode register 0 (ADM0) Modification of Table 11-1. Settings of ADCS and ADCE Bits Modification of description and addition of note 2 and caution 4 to Figure 11-4. Timing Chart When A/D Voltage Comparator Is Used Modification of Table 11-3. A/D Conversion Time Selection Modification of cautions 1, 2 and addition of caution 3 in 11.3.3 A/D converter mode register 1	
	Modification of cautions 1 and 3 and addition of caution 2 in 11.3.2 A/D converter mode register 0 (ADM0) Modification of Table 11-1. Settings of ADCS and ADCE Bits Modification of description and addition of note 2 and caution 4 to Figure 11-4. Timing Chart When A/D Voltage Comparator Is Used Modification of Table 11-3. A/D Conversion Time Selection Modification of cautions 1, 2 and addition of caution 3 in 11.3.3 A/D converter mode register 1 (ADM1) Modification of description and cautions 1 to 3 and addition of note in Figure 11-7. Format of A/D	
	Modification of cautions 1 and 3 and addition of caution 2 in 11.3.2 A/D converter mode register 0 (ADM0) Modification of Table 11-1. Settings of ADCS and ADCE Bits Modification of description and addition of note 2 and caution 4 to Figure 11-4. Timing Chart When A/D Voltage Comparator Is Used Modification of Table 11-3. A/D Conversion Time Selection Modification of cautions 1, 2 and addition of caution 3 in 11.3.3 A/D converter mode register 1 (ADM1) Modification of description and cautions 1 to 3 and addition of note in Figure 11-7. Format of A/D Converter Mode register 2 (ADM2) (1/2) Modification of caution and addition of note and remark in Figure 11-7. Format of A/D	
	Modification of cautions 1 and 3 and addition of caution 2 in 11.3.2 A/D converter mode register 0 (ADM0) Modification of Table 11-1. Settings of ADCS and ADCE Bits Modification of description and addition of note 2 and caution 4 to Figure 11-4. Timing Chart When A/D Voltage Comparator Is Used Modification of Table 11-3. A/D Conversion Time Selection Modification of cautions 1, 2 and addition of caution 3 in 11.3.3 A/D converter mode register 1 (ADM1) Modification of description and cautions 1 to 3 and addition of note in Figure 11-7. Format of A/D Converter Mode register 2 (ADM2) (1/2) Modification of caution and addition of note and remark in Figure 11-7. Format of A/D Converter Mode register 2 (ADM2) (2/2) Addition of note to 11.3.5 10-bit A/D conversion result register (ADCR), and 11.3.6 8-bit A/D	
	Modification of cautions 1 and 3 and addition of caution 2 in 11.3.2 A/D converter mode register 0 (ADM0) Modification of Table 11-1. Settings of ADCS and ADCE Bits Modification of description and addition of note 2 and caution 4 to Figure 11-4. Timing Chart When A/D Voltage Comparator Is Used Modification of Table 11-3. A/D Conversion Time Selection Modification of cautions 1, 2 and addition of caution 3 in 11.3.3 A/D converter mode register 1 (ADM1) Modification of description and cautions 1 to 3 and addition of note in Figure 11-7. Format of A/D Converter Mode register 2 (ADM2) (1/2) Modification of caution and addition of note and remark in Figure 11-7. Format of A/D Converter Mode register 2 (ADM2) (2/2) Addition of note to 11.3.5 10-bit A/D conversion result register (ADCR), and 11.3.6 8-bit A/D conversion result register (ADCRH) Modification of caution 5 and addition of cautions 9, 10 in 11.3.7 Analog input channel	

(21/26)

T 1010	Description	(21/26)
Edition	Description	Chapter
Rev.1.00	Addition of caution to 11.3.12 Port mode control registers 1, 4, 12, 14 (PMC1, PMC4, PMC12, PMC14)	CHAPTER 11 A/D CONVERTER
	Modification of description and addition of caution to 11.3.13 Port mode register 1, 4, 12, 14 (PM1, PM4, PM12, PM14)	
	Addition of note 1 to 11.4 A/D Converter Conversion Operations	
	Modification of Figures 11-26 to 11-28, 11-30	
	Modification from 11.7.4 Setup when using temperature sensor (~) to 11.7.4 Setup when temperature sensor output/internal reference voltage output is selected (~) Modification from Figure 11-29. Setup When Using Temperature Sensor to Figure 11-29. Setup when temperature sensor output/internal reference voltage output is selected	
	Modification of description in 11.8 SNOOZE Mode Function	
	Addition of caution to 11.10 (2) Input range of ANI0 to ANI14 and ANI16 to ANI26 pins	
	Modification of value in Table 11-6. Resistance and Capacitance Values of Equivalent Circuit (Reference Values)	
	Modification of description and addition of note 1 to 12.1.1 3-wire serial I/O (CSI00, CSI01)	CHAPTER 12
	Modification of description in Figure 12-6. Format of Serial Communication Operation Setting Register mn (SCRmn)	SERIAL ARRAY UNIT
	Modification of note to Figure 12-10. Format of Serial Channel Start Register m (SSm)	
	Modification of note to Figure 12-11. Format of Serial Channel Stop Register m (STm)	
	Modification of Figure 12-14. Format of Serial Output Register m (SOm)	
	Modification of description in Figure 12-16. Format of Serial Standby Control Register m (SSCm)	
	Modification of description in 12.3.18 Port output mode register 1 (POM1)	
	Addition of description to 12.3.19 Port mode register 1 (PM1)	
	Modification of note 1 in 12.5 Operation of 3-Wire Serial I/O (CSI00, CSI01) Communication	
	Modification of description in 12.5.1 Master transmission	
	Modification of description in Figure 12-25 to 27, 33 to 35, 41 to 43, 49 to 51, 57 to 59, 63 to 65, 76 to 78, 84 to 86 (operation procedure)	
	Modification of Figure 12-28, 30, 38, 44, 46, 52, 54, 60, 66, 68 (timing chart)	
	Modification of description in 12.5.2 Master reception	
	Modification of description in 12.5.3 Master transmission/reception	
	Modification of note to 12.5.4 Slave transmission, 12.5.5 Slave reception, 12.5.6 Slave transmission/reception	
	Modification of description in 12.5.7 SNOOZE mode function	
	Modification of caution in Figures 12-70 and 12-72	
	Modification of description in 12.6.1 UART transmission and 12.6.2 UART reception	
	Modification of Figure 12-80, 82 (flow chart)	
	Modification of Figure 12-83 (Example of Contents of Registers).	
	Modification of Figure 12-88. Flowchart of UART Reception	
	Addition of description in 12.6.3 SNOOZE mode function	
	Modification of note and caution in Figure 12-89. Timing Chart of SNOOZE Mode Operation (Normal operation mode)	
	Modification of caution in Figure 12-90. Timing Chart of SNOOZE Mode Operation (Abnormal Operation <1>)	

		(22/26)
Edition	Description	Chapter
Rev.1.00	Modification of Figure 12-91. Flowchart of SNOOZE Mode Operation (Normal Operation/Abnormal Operation <1>)	CHAPTER 12 SERIAL ARRAY
	Modification of Figure 12-93. Flowchart of SNOOZE Mode Operation (Abnormal Operation <2>)	UNIT
	Modification of description and note in 12.7.1 LIN transmission and 12.7.2 LIN reception	
	Modification of Figure 12-97. Master Transmission Operation of LIN	
	Modification of Figure 12-98. Flowchart for LIN Transmission	
	Modification of Figure 12-99. Reception Operation of LIN	
	Modification of Figure 12-100. Flowchart for LIN Reception	
	Modification of Figure 13-9. Format of IICA Control Register n1 (IICCTLn1) (2/2)	CHAPTER 13
	Modification of 13.5.13 Wakeup function	SERIAL
	Modification of 13.5.17 (2) (d) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop	INTERFACE IICA
	Modification of 13.5.17 (3) (d) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop	
	Modification of Figure 13-9. Format of IICA Control Register n1 (IICCTLn1) (2/2)	
	Modification of 13.5.13 Wakeup function	
	Modification of 13.5.17 (2) (d) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop	
	Modification of 13.5.17 (3) (d) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop	
	Modification of Table 14-1. Number of LCD Display Function Pins of Each Product	CHAPTER 14
	Modification of Table 14-4. Combinations of Display Waveform, Time Slices, and Bias Method	LCD
	Addition of notes 1, 3 to Figure 14-4. Format of LCD Mode Register 1 (LCDM1) (1/2)	CONTROLLER/DRI
	Modification of note and caution 1 in Figure 14-4. Format of LCD Mode Register 1 (LCDM1) (2/2)	
	Modification of cautions 1, 3 in Figure 14-5. Format of Operation Speed Mode Control Register (OSMC)	
	Modification of description and cautions 2, 4 in Figure 14-6. Format of LCD Clock Control Register 0 (LCDC0) (1/2)	
	Modification of description and cautions 2, 3 in Figure 14-6. Format of LCD Clock Control Register 0 (LCDC0) (2/2)	
	Modification of Table 14-5. Output Setting of COM4/COMEXP/SEG0, COM5/SEG1, COM6/SEG2, and COM7/SEG3 Pins	
	Modification of caution 1 in Figure 14-23. Operation Stop Procedure	
	Modification of caution in Figure 14-24. Examples of LCD Drive Power Connections (External Resistance Division Method)	
	Modification of Figure 14-25. Examples of LCD Drive Power Connections (Internal Voltage Boosting Method)	
	Modification of Figure 14-26. Examples of LCD Drive Power Connections (Capacitor Split Method)	
	Modification of Figure 14-31. Static LCD Drive Waveform Examples for SEG11, SEG12, and COM0	
	Addition of remark to Figure 14-45. LCD Drive Waveform Examples of Memory-Type Liquid Crystal Waveform (3-Time-Slice, 1/3 Bias Method)	
	Modification of Figure 15-1. Block Diagram of Multiplier and Divider/Multiply-Accumulator	CHAPTER 15
	Modification of Table 15-2. Functions of MDAH and MDAL Registers During Operation Execution	MULTIPLIER AND DIVIDER/MULTIPLY
	Modification of caution 1 to 15.2.2 Multiplication/division data register B (MDBL, MDBH) and Table 15-3. Functions of MDBH and MDBL Registers During Operation Execution	-ACCUMULATOR

(23/26)

F 4041	D	(23/26)
Edition	Description	Chapter
Rev.1.00	Modification of caution 2 to 15.2.3 Multiplication/division data register C (MDCL, MDCH) and Table 15-4. Functions of MDCH and MDCL Registers During Operation Execution	CHAPTER 15 MULTIPLIER AND
	Modification of description in Figure 15-5. Format of Multiplication/Division Control Register (MDUC)	DIVIDER/MULTIPLY- ACCUMULATOR
	Modification of description in 15.4.1 Multiplication (unsigned) operation, and modification of value in Figure 15-6. Timing Diagram of Multiplication (Unsigned) Operation ($2 \times 3 = 6$)	
	Modification of description in 15.4.2 Multiplication (signed) operation, and modification of value in Figure 15-7. Timing Diagram of Multiplication (Signed) Operation ($-2 \times 32767 = -65534$)	
	Modification of description in 15.4.3 Multiply-accumulation (unsigned) operation	
	Modification of value in Figure 15-8 . Timing Diagram of Multiply-Accumulation (Unsigned) Operation	
	Addition of description to 15.4.4 Multiply-accumulation (signed) operation	
	Modification of value in Figure 15-9 . Timing Diagram of Multiply-Accumulation (signed) Operation	
	Modification of description in 15.4.5 Division operation	
	Modification of value in Figure 15-10. Timing Diagram of Division Operation (Example: $35 \div 6 = 5$, Remainder 5)	
	Addition of description	CHAPTER 17
	Deletion of caution 2 in Figure 17-2. Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L) (64-pin)	INTERRUPT FUNCTION
	Modification of Figure 17-8. Interrupt Request Acknowledgment Timing (Minimum Time) and Figure 17-9. Interrupt Request Acknowledgment Timing (Maximum Time)	
	Modification of Table 17-5. Relationship Between Interrupt Requests Enabled for Multiple Interrupt Servicing During Interrupt Servicing	
	Deletion of caution in 17.4.4 Interrupt request hold	
	Modification of all	CHAPTER 18 KEY INTERRUPT FUNCTION
	Modification caution 1 in 19.1.1 Standby function	CHAPTER 19
	Modification of Table 19-1. Operating Statuses in HALT Mode	STANDBY FUNCTION
	Addition of note 1 in Figure 19-3. HALT Mode Release by Interrupt Request Generation	
	Modification of description in Figure 19-4. HALT Mode Release by Reset	
	Modification of caution 1 in 19.3.2 (1) STOP mode setting and operating statuses	
-	Modification of description and deletion of caution 1 in Table 19-2. Operating Statuses in STOP Mode	
	Modification of description in Figure 19-5. STOP Mode Release by Interrupt Request Generation	
	Modification of description in Figure 19-6. STOP Mode Release by Reset	
	Modification of description in 19.3.3 (1) SNOOZE mode setting and operating statuses	
	Modification of description in Table 19-3. Operating Statuses in SNOOZE Mode	
	Modification of caution 3 in CHAPTER 20 RESET FUNCTION	CHAPTER 20 RESET
	Modification of description in Figure 20-2	FUNCTION
	Modification and addition of caution 2 to Figure 20-3	
	Deletion of Figure 20-4	

(24/26)

F 41:41 - · ·	December	(24/26
Edition	Description	CHARTER
Rev.1.00	Modification of port (latch) in Table 20-1. Operation Statuses During Reset Period	CHAPTER 20 RESET FUNCTION
	Modification of description of high-speed on-chip oscillator trimming register (HIOTRM) and note 2 in Table 20-2. Hardware Statuses After Reset Acknowledgment	RESETTOROTION
	Modification of note 2 in Table 20-2. Hardware Statuses After Reset Acknowledgment (4/4)	
	Modification of caution 2 in Figure 20-5. Format of Reset Control Flag Register (RESF)	
	Modification of description in 21.1 Functions of Power-on-reset Circuit	CHAPTER 21
	Modification of description in 21.3 Operation of Power-on-reset Circuit	POWER-ON-RESET
	Modification of description and notes in Figure 21-2. Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector	CIRCUIT
	Modification of Figure 22-1. Block Diagram of Voltage Detector	CHAPTER 22
	Modification of notes 1, 3 in Figure 22-2. Format of Voltage Detection Register (LVIM)	VOLTAGE
	Addition of Table 22-1. LVD Operation Mode and Detection Voltage Settings for User Option Byte (000C1H)	DETECTOR
	Modification of 22.4.1 When used as reset mode	
	Modification of 22.4.2 When used as interrupt mode	
	Modification of description in 22.4.3 When used as interrupt and reset mode	
	Modification of figure 22-6 (1/2)	
	Modification of figure 22-6 (2/2)	
	Modification of remark in 23.1 Overview of Safety Functions	CHAPTER 23
	Addition of description and caution 2 to 23.3.1 Flash memory CRC operation function (high-speed CRC)	SAFETY FUNCTIONS
	Modification of Figure 23-3. Flowchart of Flash Memory CRC Operation Function (High-speed CRC)	
	Addition of description and caution to 23.3.2 CRC operation function (general-purpose CRC)	
	Modification of Figure 23-6. CRC Operation Function (General-Purpose CRC)	
	Modification of caution in Figure 23-7. Format of RAM Parity Error Control Register (RPECTL)	
	Modification of Figure 23-10. Invalid access detection area	
	Addition of description to 23.3.8 A/D test function	
	Addition of Figure (move from 2.2 Description to Pin Function (preceding editions))	CHAPTER 24 REGULATOR
	Modification of description in 25.1 Functions of Option Bytes	CHAPTER 25
	Modification of description in Figure 25-1. Format of User Option Byte (000C0H)	OPTION BYTE
	Modification of Figure 25-2. Format of User Option Byte (000C1H)	
	Deletion of description in 26.1.1 Programming Environment	CHAPTER 26
	Addition of description to 26.2 Writing to Flash Memory by Using External Device (that Incorporates UART)	FLASH MEMORY
	Addition of remark to 26.3 Connection of Pins on Board	
	Addition of description, caution and remark to 26.4.1 Data flash overview	
	Modification of Figure 26-8. Setting of Flash Memory Programming Mode	1
	Modification of error in Table 26-4. Relationship Between TOOL0 Pin and Operation Mode After Reset Release	
	Modification of Table 26-5. Programming Modes and Voltages at Which Data Can Be Written, Erased, or Verified	

(25/26)

Edition	Description	Chapter
Rev.1.00	Modification of description in Table 26-10. Example of Signature Data	CHAPTER 26
	Addition of description and caution to 26.6 Security Settings	FLASH MEMORY
	Modification of Table 26-11. Relationship Between Enabling Security Function and Command and Table 26-12. Setting Security in Each Programming Mode	
	Modification of cautions 2 to 4 to 26.7 Flash Memory Programming by Self-Programming	
	Modification of Table 26-13. Programming Modes and Voltages at Which Data Can Be Written, Erased, or Verified	
	Modification of Table 26-14. Relationship between Flash Shield Window Function Setting/Change Methods and Commands	
	Modification of error in Table 29-5. Operation List (10/17)	CHAPTER 29 INSTRUCTION SET
	Addition of cautions 2, 3 to CHAPTER 30 ELECTRICAL SPECIFICATIONS (deletion of Pins Mounted According to Product)	CHAPTER 30 ELECTRICAL SPECIFICATIONS
	Addition of description, note 3, and remark 2 to 30.1 Absolute Maximum Ratings	
	Modification of description and addition of note to 30.1 Absolute Maximum Ratings	
	Modification of 30.2 Oscillator Characteristics	
	Modification of 30.3.1 Pin characteristics	
	Modification of notes 1 to 4 in 30.3.2 Supply current characteristics	
	Modification of notes 1, 3 to 6, 8 to 30.3.2 Supply current characteristics	
	Addition of description to 30.4 AC Characteristics	
	Modification of 30.5.1 Serial array unit	
	Modification of 30.5.2 Serial interface IICA	
	Modification of 30.6.2 Temperature sensor/internal reference voltage characteristics	
	Addition of note and caution in 30.6.5 Supply voltage rise time	
	Modification of 30.8 Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics	
	Modification of conditions in 30.9 Timing Specs for Switching Flash Memory Programming Modes	
	Modification of 30.10 Timing Specifications for Switching Flash Memory Programming Modes	

(26/26)

Edition	Description	Chapter
Ver.0.03	Modification of caution 2 in 1.3.5 64-pin products	CHAPTER 1 OUTLINE
	Modification of I/O port in 1.6 Outline of Functions	
	Modification of Function in 2.1.5 64-pin products	CHAPTER 2 PIN FUNCTIONS
	Modification of description in 2.2 Description of Pin Functions	
	Modification of 2.2.6 (1) Port mode	
	Modification of Table 2-3. Connection of Unused Pins (64-pin products)	
	Modification of Figure 2-1. Pin I/O Circuit List	
	Modification of Table 3-5. SFR List	CHAPTER 3 CPU ARCHITECTURE
	Modification of 4.3 (5) Port output mode register (POM1)	CHAPTER 4 PORT FUNCTIONS
	Modification of 4.4.4 Connecting to external device with different potential (1.8 V, 2.5 V, 3 V)	
	Addition of cautions 6, 7 to Figure 6-79. Procedure for Setting Remote control Output	CHAPTER 6 TIMER ARRAY UNIT
	Modification of Figure 12-14. Format of Serial Output Register m (SOm)	CHAPTER 12 SERIAL ARRAY UNIT
	Modification of Figure 12-20. Format of Port Output Mode Register 1 (POM1)	
	Modification of 14.1 Functions of LCD Controller/Driver	CHAPTER 14 LCD CONTROLLER/DRIVER
	Modification of Figure 14-6. Format of LCD Clock Control Register 0 (LCDC0)	
	Modification of Figure 14-8. Format of LCD Boost Level Control Register (VLCD)	
	Modification of Figure 14-41. Four-Time-Slice LCD Drive Waveform Examples Between SEG12 and Each Common Signals (1/3 Bias Method)	
	Modification of Figure 14-44. Eight-Time-Slice LCD Drive Waveform Examples Between SEG4 and Each Common Signals (1/4 Bias Method)	
	Modification of throughout the document	CHAPTER 18 KEY INTERRUPT FUNCTION
	Modification of 21.3 Operation of Power-on-reset Circuit	CHAPTER 21 POWER-ON-RESET CIRCUIT
	Modification of throughout the document	CHAPTER 30 ELECTRICAL SPECIFICATIONS
	Package drawings are updated.	CHAPTER 31 PACKAGE DRAWINGS

RL78/L12 User's Manual: Hardware

Publication Date: Rev.2.23 Feb 28, 2025

Published by: Renesas Electronics Corporation

RL78/L12

