

RTKA214403DE0020BU

3.3V Fixed Output Voltage Low Iq Current LDO Regulator Evaluation Board

The RTKA214403DE0020BU evaluation board is a simple platform for evaluating the RAA214403 low-dropout regulator (LDO). It provides a view of the SOT23 5-lead and SOT89 packages. To use the board, place jumpers on the input and output associated with the IC. The board contains all the necessary circuitry for characterizing critical performance parameters.

RAA214403 is an LDO featuring a low-quiescent current and a fixed output voltage of 3.3V. It can efficiently deliver up to 150mA to a load and has a wide input voltage range of 3.6V to 40V with up to 45V line transient tolerance.

Features

- Typical low-quiescent current: 3.8µA at no load
- Typical shutdown current: <1µA
- Wide input voltage range: 3.6V to 40V with 45V line transient tolerance
- Max output current: 150mA
- Output voltage accuracy: ±3% over line, load, and temperature
- Typical dropout voltage: 0.8V at 150mA
- Fixed output voltage of 3.3V
- Stable with 2.2µF minimum ceramic output capacitor
- Overcurrent and over-temperature protection
- Junction temperature range: -40°C to 125°C




Figure 1. Block Diagram - SOT-89




Figure 2. Block Diagram- SOT-23

## Contents

<b>1. Functional Description</b>	<b>3</b>
1.1 Quick Start Guide	3
1.1.1 SOT-89 3-Lead Package Evaluation	3
1.1.2 SOT-23 5-lead Package Evaluation	3
<b>2. Board Design</b>	<b>4</b>
2.1 Layout Guidelines	4
2.2 Schematic Drawing	5
2.3 Bill of Materials	6
2.4 Board Layout	7
<b>3. Ordering Information</b>	<b>7</b>
<b>4. Revision History</b>	<b>7</b>

# 1. Functional Description

The RTKA214403DE0020BU evaluation board provides a simple platform to evaluate the RAA214403 LDO in the SOT-89 3-lead or SOT-23 5-lead packages. The ordering information for the specific voltage option is shown in the [Ordering Information](#) table. Jumpers on VIN\_J2 and VOUT\_J2 are needed to connect the SOT-89 3-lead package and jumpers on VIN\_J1 and VOUT\_J1 are required to connect the SOT-23 5-lead package.

## 1.1 Quick Start Guide

### 1.1.1 SOT-89 3-Lead Package Evaluation

1. Verify Jumper VIN\_J2 and Jumper VOUT\_J2 are in the circuit and VIN\_J1 and Jumper VOUT\_J1 are not in the circuit.
2. Connect the input supply to VIN and GND\_IN (banana jack) to an external power supply.
3. Connect a voltmeter across VOUT\_TP1 and GND\_TP2 (mini test point).
4. If required, connect a load to VOUT and GND\_OUT (banana jack).
5. Observe the output voltage.
6. The following test points are provided for easy connection to the input and output voltages: VIN\_TP2, GND\_TP4, VOUT\_TP2, GND\_TP3.

### 1.1.2 SOT-23 5-lead Package Evaluation

1. Verify Jumper VIN\_J1 and Jumper VOUT\_J1 are in the circuit and that VIN\_J2 and Jumper VOUT\_J2 are not in the circuit.
2. Verify Jumper EN1\_J1 is in the circuit and connected to the left. This applies the VIN voltage to the Enable pin; the part will be on. To disable the part, move the jumper EN1\_J1 to the right position.
3. Connect the input supply to VIN and GND\_IN (banana jack) to an external power supply.
4. Connect a voltmeter across VOUT\_TP1 and GND\_TP2 (mini test point).
5. If required, connect a load to VOUT and GND\_OUT (banana jack).
6. Observe the output voltage.
7. The following test points are provided for easy connection to the input and output voltages: VIN\_TP1, GND\_TP1, VOUT\_TP1, GND\_TP2.

## 2. Board Design




Figure 3. RTKA214403DE0020BU Board

### 2.1 Layout Guidelines

A good PCB layout is important to achieve expected performance. Consideration should be taken when placing the components, routing the trace to minimize the ground impedance, and keeping the parasitic inductance low. The input and output capacitors should have a good ground connection and be placed as close to the IC as possible.

The ground pad of the IC is connected to a large ground copper plane on the bottom layer for effective thermal dissipation.

## 2.2 Schematic Drawing




Figure 4. RTKA214403DE0000BU Schematic

## 2.3 Bill of Materials

Qty	Reference Designator	Description	Manufacturer	Manufacturer Part
1	-	PWB-PCB, RTKA21440XDE0000BU, REVA, ROHS	MTL (Multilayer PCB International (HK) CO.LTD)	RTKA21440XDE0000BU RVAPCB
0	C2, C3, C6, C7	CAP, SMD, 0603, DNP-PLACE HOLDER, ROHS	-	-
4	C1, C4, C5, C8	CAP, SMD, 1206, 2.2 $\mu$ F, 100V, 10%, X7R, ROHS	Yageo	CC1206KKX7R0BB225
2	VIN, VOUT	CONN-BANANA JACK, INSULATED, ORANGE, NYLON, ROHS	Johnson Components	108-0906-001
2	GND_IN, GND_VOUT	CONN-BANANA JACK, FEMALE, TH, W/SOLDER TABS, BROWN, ROHS	Cinch	108-0908-001
2	VIN_TP1, VIN_TP2	CONN-MINI TEST PT, VERTICAL, RED, ROHS	Keystone	5000
4	GND_TP1, GND_TP2, GND_TP3, GND_TP4	CONN-MINI TEST PT, VERTICAL, BLK, ROHS	Keystone	5001
2	VOUT_TP1, VOUT_TP2	CONN-MINI TEST POINT, VERTICAL, YEL, ROHS	Keystone	5004
1	EN1	CONN-HEADER, 1 $\times$ 3, BREAKAWY 1 $\times$ 36, 2.54mm, ROHS	Berg/FCI	68000-236HLF
4	VIN_J1, VIN_J2, VOUT_J1, VOUT_J2	CONN-HEADER, 1 $\times$ 2, RETENTIVE, 2.54mm, 0.230 $\times$ 0.120, ROHS	Berg/FCI	69190-202HLF
1	U1	IC-3.3V, 150mA, LDO REGULATOR, 5P, TSOT-23, ROHS	Renesas Electronics	RAA2144034GP3#JA0
1	U2	IC-3.3V, 150mA, LDO REGULATOR, 3P, SOT-89, ROHS	Renesas Electronics	RAA2144034GQS#GA0

## 2.4 Board Layout




Figure 5. Top Layer Silk Screen




Figure 6. Top Layer




Figure 7. Bottom Layer

## 3. Ordering Information

Part Number	Description
RTKA214403DE0020BU	RAA214403 3.3V board option

## 4. Revision History

Rev.	Date	Description
1.00	Oct 24, 2023	Initial release

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

### Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

### Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.