# RENESAS

### SLG51003V-EVB

SLG51003V Power GreenPAK Evaluation Board R1.2

SLG51003V Evaluation Board (EVB) provides programming, emulation, and testing functions for the SLG51003V IC. Working in pair with the Go Configure™ Software Hub it can be used as:

- standalone board
- with the Power GreenPAK Development Motherboard
- with the GreenPAK Serial Debugger

### Features

- LDO input and output connectors with Kelvin sense
- RF connectors for each LDO input and output channel
- GPIO connector
- GreenPAK Serial Debugger connector for quick debugging




Figure 1. SLG51003V Evaluation Board

### Contents

6
6
12
13
14
14
17
-

## Figures

Figure 1. SLG51003V Evaluation Board	1
Figure 2. Pin Location of LDO Input/Output with Kelvin Functions Pins, GPIO Pins, GSD Connector on	
Evaluation Board	4
Figure 3. Pin Location of SMB Measurement Connectors on Evaluation Board	4
Figure 4. Input/Output Force LDO Pins with Kelvin Functions	
Figure 5. Connecting GSD Board to Evaluation Board	6
Figure 6. Evaluation Board with GreenPAK Serial Debugger	7
Figure 7. V <sub>DDBUS</sub> Level Settings for I <sup>2</sup> C in Go Configure <sup>™</sup> Software Hub	7
Figure 8. GSD Debugging Setup	8
Figure 9. Bottom Side of the Evaluation Board	8
Figure 10. Inserting Evaluation Board on PGP_DM	9
Figure 11. LEDs Location on PGP_DM	10
Figure 12. Evaluation Board Area on the PGP_DM	10
Figure 13. PGP_DM Debugging Setup	11
Figure 14. PGP_DM and SLG51003V-EVB GPIO Connector Pinout Correspondence	11
Figure 15. SLG51003V Evaluation Board - Power Section Schematic	14
Figure 16. SLG51003V Evaluation Board - GPIO Section Schematic	15
Figure 17. Connectors on the Bottom Layer for Connecting EVB to PGP_DM	15
Figure 18. Board ID	16

## Tables

Table 1. Recommended Operating Conditions	5
Table 2. Brief I <sup>2</sup> C Specification	7

## 1. Functional Description

SLG51003V Evaluation Board provides connection between an IC and the following two devices for programming, emulation, and testing functions:

- Power GreenPAK Development Motherboard (PGP\_DM)
- GreenPAK Serial Debugger (GSD).

This Evaluation Board can be used to apply the Power GreenPAK IC to the custom design with a minimum of additional tools. The Evaluation Board has the following connectors, shown in Figure 2 and Figure 3:

- Input Force (power) pins for LDO channels of the SLG51003V
- Output Force (power) pins for LDO channels of the SLG51003V
- Input Sense (Kelvin) pins for input voltage measurements
- Output Sense (Kelvin) pins for output voltage measurements
- Connector for GPIO signals
- Connector for the GreenPAK Serial Debugger
- Several ground pins distributed across the board.

Figure 2 shows the main points to connect supply voltage to LDOs, LDOs output load, GPIO signals, and GSD connector. Figure 3 shows the points for more accurate measurements using SMB connectors.

Input Force pins are designed to provide input voltage to the LDO.

Output Force pins are designed for connection to the load, external circuit, and others.

Pin headers have power lines marked with the "F" suffix. For example, for positive power lines there are "VDD" – force line for the  $V_{DD}$  pin, "I2F" – force line for the input channel 2, "O2F" – force line for the output channel 2, while for negative power lines there is "G\_F" – force line for ground.

The Evaluation Board can be connected to the main Development Motherboard or directly by the pin headers. The first option is standard for users and does not require any board modifications. The second option allows to shorten the path from the source/sink connected to the pin headers to the device under test (DUT) IC. This connection can be used for more accurate parameters testing of the DUT IC, such as Power Supply Rejection Ratio (PSRR), transient response, and others, but for this option, the board should be slightly modified.

Input/Output Sense pins are designed for precise voltage measurements and to eliminate voltage drop caused by the load current across the PCB polygons, between the connector pins and the IC pads. Also, they can be used as a voltage sense for more accurate voltage control near the SLG51003V. They are marked on the board with the "S" suffix. For example, "VDD\_S", 'I2S', "O2S" – for positive sense lines and "G\_S" – for negative sense lines. It is important to connect only the measuring equipment to these pins that consumes low current, otherwise, by connecting high load current, these signal lines may burn out.

GPIO signals connector is designed for interacting with external circuits, make external pull-up or pull-down pin function, inject signals, and others.

GreenPAK Serial Debugger connector is designed to connect the GSD board that allows to emulate the IC through the Go Configure ™ Software Hub for further custom design evaluation. This is a "light" version of the tool to interact with the IC. The more advanced tool is the Power GreenPAK Development Motherboard. Connectors for the PGP\_DM are located on the bottom side of the Evaluation Board and not shown in Figure 1.

Ground pins are located across PCB and designed for convenient signal connections to the board.

Board limitations are determined by the SLG51003V. Recommended input voltage range for LDO channels and GPIO inputs are described in Table 1.





Figure 2. Pin Location of LDO Input/Output with Kelvin Functions Pins, GPIO Pins, GSD Connector on Evaluation Board



Input and Output Sense Pins

Figure 3. Pin Location of SMB Measurement Connectors on Evaluation Board



Parameter	Min	Мах	Unit	
Power Supply Voltage on $V_{DD}$ Pin		2.8	5.0	V
Power Supply Voltage on V <sub>DDIO</sub> Pin		1.2	V <sub>DD</sub>	V
Power Supply Voltage on $V_{IN2}$ Pin	1.7	5.0	V	
	LDO Mode	0.8	1.5	V
Power Supply Voltage on V <sub>IN3</sub> Pin	Load Switch Mode	0.5	1.4	V
Voltage on GPIO4_SDA and GPI5_SCL Pins	0	V <sub>DDIO</sub>	V	
Voltage on GPIO1 to GPIO3 Pins	-0.3	V <sub>DDIO</sub>	V	
Voltage on CS Pin	-0.3	V <sub>DD</sub>	V	
Operating Ambient Temperature Range	-40	+85	°C	

#### Table 1. Recommended Operating Conditions

Figure 4 demonstrates connections between connectors and LDO channels of the IC. Sense lines (also, connectors) are designed only for the measurement equipment and cannot be used for power distribution. Otherwise, Kelvin functions may burn out on the PCB and the Evaluation Board will be damaged and inoperable.





Figure 4. Input/Output Force LDO Pins with Kelvin Functions


## 2. Working with the SLG51003V Evaluation Board

### 2.1 Using GreenPAK Serial Debugger with Evaluation Board

To start using the Evaluation Board for chip emulation, three separate power supplies are required alongside with the GreenPAK Serial Debugger. For IC emulation, apply  $V_{DD}$  and  $V_{DDIO}$  based on application requirements and 1.8 V to the chip select (CS) pin, then insert the GSD board as shown in Figure 5. A typical connection circuit for chip emulation is shown in Figure 6.



#### Figure 5. Connecting GSD Board to Evaluation Board



#### Figure 6. Evaluation Board with GreenPAK Serial Debugger

Figure 8 shows debugging control setup for working with GSD. The programming feature for OTP devices is not available using GSD tool. I<sup>2</sup>C levels must be within the allowed range, shown in Table 2, that corresponds to one of the configured settings in Go Configure<sup>™</sup> Software Hub, as shown in Figure 7.

Table 2.	Brief I <sup>2</sup> C	Specification
----------	------------------------	---------------

Symbol	Description	Conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	HIGH level input voltage	$I^{2}C$ mode: $V_{DDBUS}$ = 1.2 $V^{[1]}$	0.7 * V <sub>DDBUS</sub>			V
V <sub>IL</sub>	LOW level input voltage				0.3 * V <sub>DDBUS</sub>	V

[1] V<sub>DDBUS</sub> defines the voltage level for I<sup>2</sup>C pins (GPIO4\_SDA, GPI5\_SCL) in Go Configure <sup>™</sup> Software Hub and, depends on the actual V<sub>DDIO</sub> level, should be set as 1.2 V for 1.2 V ≤ V<sub>DDIO</sub> ≤ 1.5 V or 5 V for 1.8 V ≤ V<sub>DDIO</sub> ≤ 5 V.

Properties		×	Properties		×
GPIO4 (PIN 7)			GPI5 (PIN 6)		
I/O selection:	Digital input	•	I/O selection:	Digital input	•
Debounce edge:	Rising-edge	Ŧ	Debounce edge:	Rising-edge	•
Debounce time:	0 us	•	Debounce time:	0 us	•
Inversion:	Non-inverted	•	Inversion:	Non-inverted	•
Bypass:	None	-	Bypass:	None	•
Enable Debounce:	Enable	•	Enable Debounce:	Enable	•
Level:	5.0 V	•	Level:	5.0 V	•
0 5	Apply		0 5	Apply	

Figure 7. V<sub>DDBUS</sub> Level Settings for I<sup>2</sup>C in Go Configure™ Software Hub

Debugging controls	@ 🗶
Debuggin	g Controls
GreenPAK Serial Debugge	Change platform
Gleenrak Senar Debugge	Import configuration
Device: Auto detect	5
Emulation	Test Mode
VDD: 0	1.80 V 🔹

Figure 8. GSD Debugging Setup

### 2.2 **Precise Measurements Using Evaluation Board**

As mentioned above, precise measurements, such as PSRR, transient response, and others, can be performed on this board. This is not a typical use case for the evaluation and requires minor modifications to the PCB components position. Figure 9 shows default placement of the board components.




Figure 9. Bottom Side of the Evaluation Board

The main idea is to shorten the path from the connectors to the IC and disable unused connectors, polygons, and traces. To do so, it is necessary to change the position for below resistors:

- R1 -> R2 (V<sub>DD</sub> line from the PGP\_DM)
- R5 -> R6 (V<sub>IN2</sub> line from the PGP\_DM)
- R3 -> R4 (V<sub>IN3</sub> line from the PGP\_DM)
- R7 -> R9 (V<sub>DDIO</sub> line from the PGP\_DM).


To electrically disconnect the PGP\_DM connector traces, remove R8, R10-R14.

Note: The PGP\_DM connector traces automatically measure voltage at INs/OUTs of the DUT IC.

This operation will electrically disconnect the Motherboard main connectors and shorten the polygon lengths.

### 2.3 **Power GreenPAK Development Motherboard**

As was previously stated, the Evaluation Board can be used in pair with the Power GreenPAK Development Motherboard, as shown in Figure 10. There are two revisions of such board – R1.0 and R1.1. Further description will be referred to R1.0.



Direction of pressure

Figure 10. Inserting Evaluation Board on PGP\_DM

To start using the PGP\_DM, the user must have all items listed below:

- AC/DC power adapter
- USB cable
- Evaluation Board.

When all items above are available, follow the next steps:

- 1. Connect the AC/DC power adapter to the Motherboard (the sequence of connecting the AC and DC cables does not matter).
- 2. Connect the USB connector to the PC and the Motherboard (the sequence of connecting the PC and the Motherboard does not matter).
- 3. Open the software Go Configure <sup>™</sup> Software Hub on the PC and start building the project. The software can be downloaded <u>here</u>.

When all connections are correct, "POWER" and "STATUS" LEDs on the USB Serial Module should be ON (static), D2 LED on the Motherboard and TP5, TP6, TP8 (in PGP\_DM\_R1.1 renamed to CS) LEDs on the GPIO Module should also be ON. The location of these LEDs is shown in Figure 11.




Figure 11. LEDs Location on PGP\_DM

To emulate and program the IC, the Evaluation Board should be inserted in the PGP\_DM. To do so, find the evaluation board area on the PGP\_DM, as shown in Figure 12, and connect the Evaluation Board to the PGP\_DM through the J18-J21, DC1-DC4 connectors, highlighted in red.




Figure 12. Evaluation Board Area on the PGP\_DM

Figure 13 shows debugging control setup for working with the PGP\_DM. Programming option for OTP devices is available only when using the PGP\_DM.

Debugging controls			ØX			
Debugging Controls						
PowerPAK Development		Change platform				
Platform		mport configuration				
Device:	Chip in soc	ket	Ŧ			
Emulation	Test Mode					
Sync						
VDD 0	3.80 V		\$			
VDDIO (7)	1.80 V		•			
VIN 2	3.80 V		\$			
VIN 3	1.50 V		÷			
VINs ON VINs OFF						
LEDs ON LEDs OFF		TP Map				

Figure 13. PGP\_DM Debugging Setup

LED state indication feature is available for all TPs, GPIO pull-up, pull-down, push-pull. TPs are connected to the GPIO IC pins of the installed Evaluation Board. Correspondence of TPs to the GPIO ports can be checked in the design by clicking the TP Map button shown in Figure 13.




Figure 14. PGP\_DM and SLG51003V-EVB GPIO Connector Pinout Correspondence

## 3. Ordering Information

Part Number	Description
SLG51003V-EVB	SLG51003V Power GreenPAK Evaluation Board R1.2

## 4. Revision History

Revision	Date	Description
1.01	Oct 17, 2024	<ul> <li>Change details:</li> <li>Replaced Figures 1, 5, 6 to show the latest EVB revision from 1.1 to 1.2 and name from SLG51003C Socket Eval to SLG51003V Evaluation Board.</li> <li>Replaced Figure 12 to show the latest Evaluation Board Area name on the PGP_DM.</li> <li>Changed the mentions of board revision from 1.1 to 1.2 in the whole document.</li> <li>Updated Figure 15 because of changed C3 value in revision 1.2 from 0.1 μF to 10 nF.</li> <li>Updated A.2 BOM section by changing C3 capacitor in revision 1.2 from 0.1 μF 16 V X7R 0402 to 10 nF 50 V X7R 0402. Added U2 BR24T02FV-WGE2 item.</li> <li>Added Figure 18.</li> </ul>
1.00	Aug 12, 2024	Initial release

## A. Evaluation Board Documentation

### A.1 Schematic




Figure 15. SLG51003V Evaluation Board - Power Section Schematic




Figure 16. SLG51003V Evaluation Board - GPIO Section Schematic




Figure 17. Connectors on the Bottom Layer for Connecting EVB to PGP\_DM

RENESAS




Figure 18. Board ID

### A.2 BOM

#	Items	Package	Quantity per Development Board	Symbol
1	SJ61A6	Bumper: perforated hole D3.5 mm	4	BP1, BP2, BP3, BP4
2	10 µF 16V X5R 0805	C0805 NO	6	C2, C5, C9, C12, C15, C18
3	10nF 50V X7R 0402	C0402 NO	1	C3
4	0.1 µF 16V X7R 0402	C0402 NO, C0402	3	C7, C33
5	1N4148W-TP	SOD-123, 1.55 mm x 2.65 mm	1	D1
6	LSS-120-01-F-DV-A	LSS-120-01-F-DV-A	4	J1, J2, J3, J4
7	131-3701-261	SMB: V-RJ45	7	J5, J6, J9, J11, J12, J15, J18
8	67997-204HLF	CON: M, 4-pin, 2x2, S, P2.54	6	J7, J8, J10, J13, J14, J16
9	67996-218HLF	CON: M, 18-pin, 9x2, P2.54	1	J17
10	BM04B-SRSS-TB(LF)(SN)	SH SMD Header, V, 4-pins	1	J19
11	68000-104HLF	CON: M, 4-pin, S, S_r, P2.54	1	J20
12	68000-102HLF	CON: M, 2-pin, S, S_r, P2.54d	6	J21, J22, J23, J24, J25, J26
13	0R 1210	R1210	3	R1, R3, R5
14	0R 0402	R0402	7	R7, R8, R10, R11, R12, R13, R14
15	1k 0402	R0402	1	R22
16	SLG51003V	14-pin TQFN: 2.0 mm x 2.2 mm x 0.55 mm	1	U1
17	BR24T02FV-WGE2	TSSOP-8, 4.4x3mm	1	U2

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.