

Application note

DA9212 PCB Layout recommendation

AN-PM-045

Abstract

This application note provides recommendations how to place and route the DA9212 device as well as the passive components needed for proper functioning of the device. Application developers should treat this document as a guideline, not as a hard requirement, since the target applications may have different requirements

Contents

Contents	2
Figures.....	2
1 Terms and definitions	3
2 References	3
3 Introduction.....	4
4 Layout Recommendations	6
4.1 DA9212(1) Package information.....	6
4.1.1 DA9212(1) Ball Map	6
4.1.2 Package outline drawing.....	7
4.2 Multiphase BUCK.....	8
4.2.1 Device Grounding	9
4.2.2 Buck power supply.....	13
4.2.3 Buck output (Vout)	15
4.2.4 Feedback lines.....	17
4.2.1 Output Capacitors.....	19
4.3 NC (B3) pin	20
4.4 Communication Interfaces (I2C)	21
4.5 GPIOs signals	21
5 Conclusions	21
6 Revision history	22

Figures

Figure 1: Schematic Drawing DA9212	4
Figure 2: Schematic Drawing Buck_A.....	5
Figure 3: Schematic Drawing Buck_B.....	5
Figure 4: DA9212(1) Ball Map	6
Figure 5: DA9212(1) Package Drawing.....	7
Figure 6: Example of components placement on 4-Layer PCB using TH vias technics.....	8
Figure 7: Device ground connection with TH vias (Top Layer)	9
Figure 8: Device ground connection with TH vias (Internal GND layer)	10
Figure 9: Buck return Ground plane and ground connection with TH vias	11
Figure 10: Buck return Ground plane and ground connection with TH vias	12
Figure 11: Input capacitors, placement and routing	13
Figure 12: VSYS Power supply pattern.....	14
Figure 13: Inductors placement and routing.....	15
Figure 15: Output capacitors placement	16
Figure 16: Illustration of feedback routing	17
Figure 17: Notification of feedback routing.....	18
Figure 16: LC equivalent circuit.....	19
Figure 18: I2C (SDA, SCL) interface lines.....	21

1 Terms and definitions

PCB	Printed Circuit Board
TH	Through-Hole
Cap	Capacitors

2 References

1. DA9211(2), Data sheet, Dialog Semiconductor

3 Introduction

DA9212 integrates two dual-phase buck converters each capable of delivering up to 6 A output current.

The output voltage is configurable in the range 0.3 - 1.57 V. The input voltage range of 2.8 – 5.5 V makes DA9212 suited for a wide variety of low voltage systems, including all Li-Ion battery supplied applications. The basic recommended components and connections are shown in Figure 1, 2 and 3.

The following chapters deal with layout recommendations related to these schematics.




Figure 1: Schematic Drawing DA9212




Figure 2: Schematic Drawing Buck_A




Figure 3: Schematic Drawing Buck_B

4 Layout Recommendations

The DA9212 is a 42 pin WL-CSP device with 0.4 mm pitch.

The PCB layout can be properly done with a 6 layers or a 4 layers PCB stack-up. Dialog evaluation Board is based on a 6 layers PCB stack-up and this is the assumption in the rest of the document., but when the device is part of a complex system with probably “more PCB - demanding” ICs, the number of routing layers and other PCB parameters are determined by the other devices in the system.

For better understanding, this document is organised into sections, the first ones covering the most critical layout aspects to consider:

- Package information
- Multiphase buck
- Reference voltage
- Communication interfaces
- GPIOs and control signals



4.1 DA9212 Package information

4.1.1 DA9212 Ball Map

	1	2	3	4	5	6	7		
A	VDD_A1	VDD_A1	SDA/ SI	SCL/ SK	GPIO/ TRK	VDD_B1	VDD_B1	A	DA9211/12
B	LX_A1	LX_A1	NC	GPIO2	GP1/ CLK_IN	LX_B1	LX_B1	B	
C	VSS_A1	VSS_A1	FBAP	SO/ GPIO3	FBBP/ NC	VSS_B1	VSS_B1	C	
D	VSS_A2	VSS_A2	FBAN	nCS/ GPI4	FBBN/ NC	VSS_B2	VSS_B2	D	
E	LX_A2	LX_A2	VSS	VSS_ANA	VDDIO	LX_B2	LX_B2	E	
F	VDD_A2	VDD_A2	nIRQ	VSYS	IC_EN	VDD_B2	VDD_B2	F	
	1	2	3	4	5	6	7	42 balls	

Figure 4: DA9212 Ball Map

4.1.2 Package outline drawing



	SYMBOL	COMMON DIMENSIONS		
		MIN.	NOM.	MAX.
Total Thickness	A	0.471	0.511	0.551
Stand Off	A1	0.177	-	0.205
Wafer Thickness	A2	0.279 ±0.025		
Body Size	D	2.850		BSC
	E	2.509		BSC
Ball Diameter (Size)		0.25		
Ball/Bump Width	b	0.255	0.270	0.285
	eD	0.4		
Ball/Bump Pitch	eE	0.4		
	n	42		
Edge Ball Center to Center	D1	2.4		BSC
	E1	2.0		BSC
Package Edge Tolerance	aaa	0.03		
Coplanarity (whole wafer)	ccc	0.03		
Ball/Bump Offset (Package)	ddd	0.05		
Ball/Bump Offset (Ball)	eee	0.015		

Figure 5: DA9212(1) Package Drawing

4.2 Multiphase BUCK

DA9212 supports remote voltage sensing with the output capacitors placed as close as possible to the load/processor. Due to the high currents that the device can deliver, a wide output trace is highly desirable to minimize the parasitic impedance and comply to the specific PCB manufacturing rules (material, copper thickness, etc.).

The differential feedback lines must be taken from the point of load and carefully routed back to DA9212.




Figure 6: Example of components placement on 6-Layer PCB using μ Vias technics

Figure 6 shows a detail of Dialog Evaluation Board 212-04-C. Note that the jumpers and test points are not necessary in a real application PCB. Those components are aimed only for Dialog internal evaluations.

4.2.1 Device Grounding

Due to the high levels of current supported by DA9212, special care should be taken when planning the ground connection strategy.

The ground connections (VSS_Ax) for Buck_A are placed in the upper side between the coils and the input capacitors, as shown in Figure 7. The ground connection (VSS_Bx) for Buck_B is placed in the bottom side symmetrical to Buck A, as shown in Figure 7. You should keep the ground pattern of Buck_A and Buck_B separated, in order to reduce interference from one channel to the other in case of ground bounce or switching noise. They should be connected together to the main system ground (layer 2 in the PCB we consider now). Note that it is always recommended to use copper plugged via in order to achieve the minimum parasitic via impedance. A ground plane in layer 2 (just below the device) ensures a good stability and noise reduction.




Figure 7: Device ground connection

DA9212 PCB Layout recommendation

Company confidential

Additional vias for other signal than ground must be carefully placed around the device, to guarantee that the plane is not degraded by multiple holes and that the copper area is large enough, as is shown on Figure8.




Figure 8: Device ground connection with PTH vias (Internal GND layer)

DA9212 PCB Layout recommendation

Company confidential

Return ground patterns of Buck_A and Buck_B should be kept separated, in order to reduce interferences due to ground bounce of each channel.

Dialog Evaluation Board (212-04-C) uses layer 5 for the return ground (see Figure 9).




Figure 9: Buck return ground and ground connection with PTH vias

DA9212 PCB Layout recommendation

Company confidential

Ground pins of DA9212 are separated into VSS_Ax / VSS_Bx and VSS_ANA pins, where VSS_Ax / VSS_Bx are the ground pins for the noisy power circuits and VSS_ANA is the analogue quiet ground.

Therefore VSS_ANA should be connected to a quiet ground area to achieve the best performance and stability. Figure 10 shows that VSS_ANA is optimally connected to the ground terminal of the VSYS capacitor C63.




Figure 10: Connection of VSS_ANA

4.2.2 Buck power supply

Similar to what discussed for the ground, special attention is required when connecting the input supply voltage.

Four capacitors are needed, each at the VDD input of the relative phase. We recommend capacitor values of at least 10 μF with the lowest possible DC bias degradation of the capacitance value. In the example of Figure 11 we use 6.3V-rated, 0603 X5R capacitors (C15, C16, C17 and C18).

You should place at least 4 PTH vias for each phase, to connect the positive pin of the input capacitor from the top layer to the VSYS plane (see Figure 11). Similarly, you should place at least 4 PTH vias to connect the ground pin of the input capacitor to the ground plane.

Note that the parasitic impedance between the positive terminal of the input capacitor and DA9212 input pins must be as low as possible, in order to minimize the output ripple and improve the performance. Thus you should place the input capacitor as close as possible to DA9212 and connect with a wide trace, as shown in Figure 11.

The quiet VSYS supply pin (F4) for internal sensitive analogue circuits has a separate capacitor (C63 on Figure 11), with recommended value of 1 μF . In the example below, a component 10V-rated, 0402 X5R has been selected. Please refer to the datasheet for a complete list of suggested external components.

It's recommended to place a decoupling capacitor C65 (100nF, 6.3V, 0402 footprint, X5R) for the VDD_IO input, to suppress noise.




Figure 11: Input capacitors, placement and routing

You should carefully consider the connection of the quiet VSYS to the VSYS plane. This should happen in a quiet area of the plane, see Figure 12.




Figure 12: VSYS power supply pattern

4.2.3 Buck output (Vout)

We recommend to users to place the output inductors as in Figure 13. Traces between the LX pins and the inductor terminals should be routed with as the shortest possible distance, in order to reduce emission effects and disturbance to the neighbor circuits. Particular care must be taken in planning a sufficient line thickness that minimizes the parasitic resistance and supports the high current at each phase, up to 4 A. An increased parasitic resistance has bad consequences on the efficiency too.

The example of Figure 12 is taken from Dialog Evaluation Board 212-04-C. The jumpers and the bigger pads around the inductors are unnecessary in a real application board and are used here only for evaluation purposes.



Figure 13: Inductors placement and routing

Select the components according to the list reported in the datasheet. Shielded inductors of $0.47\mu\text{H}$ and at least 4 A of saturation current are recommended. You should route the power LX lines directly on the top layer, without using any additional vias for changing layer

DA9212 PCB Layout recommendation

Company confidential

The output (V_{out}) track length should be minimised for the optimum performance. The example below is taken from Dialog Evaluation Board 212-04-C..




Figure 14: Output capacitors placement

The selection of the specific output capacitance value should be done considering the trade off between PCB footprint and transient response. Although smaller values of $10\ \mu\text{F}$ or $22\ \mu\text{F}$ can be used for each phase, you should place $47\ \mu\text{F}$ for each phase if you want to optimize the performance. As suggested in the datasheet, there are 4V-rated, 0603 X5R capacitors available on the market.

4.2.4 Feedback lines

DA9212 has independent feedback lines for each of Buck. FBAP & FBAN are differential sensing lines for Buck A, and FBBP & FBBN are differential sensing lines for Buck B.

They are probably the most sensitive traces in the DA9212-related design. Therefore they must be routed far from any noise source (inductors, communication interfaces, etc.). They should never overlap or run in parallel to any noisy traces or areas (e.g. LX traces and VDD traces, etc.). They should be best routed according to the differential rules.

Note that the negative feedback is close to the ground potential, but you should not connect it to any part of the ground plane. The feedback lines must be routed directly from the load point in order to achieve the best voltage accuracy and stability at load point. On a 6-layer PCB, the recommended layer is layer 6 (bottom), but in general at least one insulation plane (ground, or power) between the noisy top components and the feedback signals must be present.

The routing of the feedback lines should happen outside of the current loops shown in Figure 15 and away from the buck switching noise sources.




Figure 15: Concept of feedback routing




Figure 16: Example of feedback routing

The example above is taken from Dialog Evaluation Board 212-04-C.

4.2.1 Output Capacitors

At PCB level, there is parasitic inductance related to the LX trace (L_{pcb} shown in Figure 17). You should place all the output capacitance at the point of load, after the L_{pcb} .




Figure 17: LC equivalent circuit

Do not split the output capacitance into a local and a remote one, because this may affect the stability of the buck converter by introducing additional poles on top of the output LC filter.




Figure 18: Avoid splitting the output capacitors between local and remote

4.3 NC (B3) pin

NC (B3) pin is not connected pin, so should be left floating.

4.4 Communication Interfaces (I2C)

There aren't any strong rules regarding the interface routing strategy. All of the signals are digital and immune to noise. Care must be taken regarding the noise produced by the interface signal, in order to avoid coupling to the sensitive analogue references and feedbacks.




Figure 19: I2C (SDA, SCL) interface lines

4.5 GPIOs signals

Generally GPIOs has the lowest routing priority. Any layer can be used for routing these signals.

5 Revision history

Revision	Date	Description
2.1	25-Feb-2022	Document rebranded to Renesas
2.0	02-Dec-2014	Updated to add notice of split output capacitors
1.0	02-Sep-2014	Initial version.

Status definitions

Status	Definition
DRAFT	The content of this document is under review and subject to formal approval, which may result in modifications or additions.
APPROVED or unmarked	The content of this document has been approved for publication.

Important Notice and Disclaimer

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

© 2022 Renesas Electronics Corporation. All rights reserved.

RoHS Compliance

Dialog Semiconductor's suppliers certify that its products are in compliance with the requirements of Directive 2011/65/EU of the European Parliament on the restriction of the use of certain hazardous substances in electrical and electronic equipment. RoHS certificates from our suppliers are available on request.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu

Koto-ku, Tokyo 135-0061, Japan

www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

<https://www.renesas.com/contact/>

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.