

---

## ISL70040SEH

### Neutron Test Report

---

#### Introduction

This report documents the results of Displacement Damage (DD) testing of the [ISL70040SEH](#) GaN FET driver using 1MeV neutrons. The test was conducted to determine the ISL70040SEH's sensitivity to DD caused by neutron or proton environments. Neutron fluences ranged from  $5 \times 10^{11} \text{n/cm}^2$  to  $1 \times 10^{14} \text{n/cm}^2$ . This project was carried out in close collaboration with VPT, Inc. (Blacksburg, VA), and their support is gratefully acknowledged.

#### Part Description

The ISL70040SEH is a low-side driver designed to drive enhancement mode gallium nitride (GaN) Field Effect Transistors (FETs) in isolated topologies and boost type power management configurations. The ISL70040SEH operates with a supply voltage from 4.5V to 13.2V and has both inverting inputs (INB) and non-inverting inputs (IN) to satisfy requirements for inverting and non-inverting gate drives with a single device. The ISL70040SEH features a 4.5V gate drive voltage (VDRV) generated using an internal regulator that prevents the gate voltage from exceeding the maximum gate-source rating of enhancement mode GaN FETs. The gate drive voltage also features Undervoltage Lockout (UVLO) protection that ignores the inputs (IN/INB) and keeps OUTL turned on to ensure the GaN FET is in an OFF state whenever VDRV is below the UVLO threshold.

The ISL70040SEH inputs can withstand voltages up to 14.7V regardless of the  $V_{DD}$  voltage, which allows the ISL70040SEH's inputs to connect directly to most PWM controllers. The ISL70040SEH's split outputs offer the flexibility to adjust the turn-on and turn-off speed independently by adding impedance in the turn-on and turn-off paths. The ISL70040SEH operates across the military temperature range from  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$  and is offered in an 8 Ld hermetically sealed ceramic Surface Mount Device (SMD) package or in die form. The ISL70040SEH is implemented in the Renesas P6 power management and mixed signal process, which is a junction-isolated 5V BiCMOS flow with added high voltage DMOS devices. The fabrication process is QML certified and is in volume commercial production.

#### Related Literature

For a full list of related documents, visit our website:

- [ISL70040SEH](#) device page

## 1. Test Description

### 1.1 Irradiation Facilities

Neutron irradiation was performed by the VPT team at the University of Massachusetts Lowell Fast Neutron Irradiation (FNI) facility, which provides a controlled 1MeV equivalent neutron flux. Parts were tested in an unbiased configuration with all leads shorted together in accordance with TM 1017 of MIL-STD-883. As neutron irradiation activates many of the heavier elements found in a packaged integrated circuit, the parts exposed at the higher neutron levels required (as expected) some cooldown time before being shipped back to Renesas (Palm Bay, FL) for electrical testing.

### 1.2 Test Fixturing

No formal irradiation test fixturing was involved, as neutron tests are bag tests, which means that the parts are irradiated in an electrically inactive state with all leads shorted together.

### 1.3 Characterization Equipment and Procedures

Electrical testing was performed before and after irradiation using Renesas production Automated Test Equipment (ATE). All electrical testing was performed at room temperature. Three control units were used to ensure repeatable data.

### 1.4 Experimental Matrix

Irradiation was performed in accordance with the guidelines of MIL-STD-883 Test Method 1017. The experimental matrix consisted of five samples irradiated at  $5 \times 10^{11} \text{ n/cm}^2$ , five samples irradiated at  $1 \times 10^{12} \text{ n/cm}^2$ , five samples irradiated at  $1 \times 10^{13} \text{ n/cm}^2$ , and five samples irradiated at  $1 \times 10^{14} \text{ n/cm}^2$ . When interpreting the data, note that each neutron irradiation was performed on a different five-unit sample; this is *not* total dose testing, where the damage is cumulative over a number of consecutive downpoints. The ISL70040SEH samples were drawn from wafer fabrication lot 5VD7BDB. All samples were packaged in the hermetic 6mmx6mm 8 Ld surface mount package (package code J8.A) and were processed through the standard burn-in cycle before irradiation.

## 2. Test Results

### 2.1 Attributes Data

Part	Sample Size	Fluence, n/cm <sup>2</sup>	Pass ( <a href="#">Note 1</a> )	Fail	Notes
ISL70040SEH	5	$5 \times 10^{11}$	5	0	All passed.
ISL70040SEH	5	$1 \times 10^{12}$	5	0	All passed.
ISL70040SEH	5	$1 \times 10^{13}$	0	5	All failed parametrically, output voltage.
ISL70040SEH	5	$1 \times 10^{14}$	0	5	All failed parametrically, power supply current and peak output source current.

Note:

- 'Pass' indicates a sample that passes all pre-irradiation and post-irradiation SMD limits, which are identical.

### 2.2 Critical Parameter Listing

[Table 1](#) lists 19 critical parameters that are considered indicative of part performance. These parameters are discussed in detail in the following sections, including the SMD parameter symbols for clarity, and are plotted in [Figures 1](#) through [19](#).

All parametric limits are in accordance with the ISL70040SEH SMD (5962 – 17233) pre-irradiation and post-irradiation limits, which are identical. Most plots show both the 4.5V and 13.2V supply voltage cases.

**Table 1. ISL70040SEH Performance**

Figure	Parameter	Symbol	Limit (Low)	Limit (High)	Unit	Notes
<a href="#">1</a>	Quiescent Power Supply Current	$I_{DDQ}$	-	2.5	mA	4.5V supply
			-	2.5	mA	13.2V supply
<a href="#">2</a>	Operating Supply Current	$I_{DDO}$	-	13.0	mA	4.5V supply
			-	15.0	mA	13.2V supply
<a href="#">3</a>	Output Voltage	$V_{DRV}$	4.29	-	V	4.5V supply
			4.34	4.71	V	13.2V supply
<a href="#">4</a>	Input HIGH Level Threshold	$V_{IH}$	-	2.0	V	4.5V supply
			-	2.0	V	13.2V supply
<a href="#">5</a>	Input LOW Level Threshold	$V_{IL}$	1.0	-	V	4.5V supply
			1.0	-	V	13.2V supply
<a href="#">6</a>	Input B HIGH Level Threshold	$V_{IH}$	-	2.0	V	4.5V supply
			-	2.0	V	13.2V supply
<a href="#">7</a>	Input B LOW Level Threshold	$V_{IL}$	1.0	-	V	4.5V supply
			1.0	-	V	13.2V supply
<a href="#">8</a>	Output Rise Time	$t_{RISE}$	21	90	ns	$C_L = 10nF$
<a href="#">9</a>	Output Fall Time	$t_{FALL}$	16	50	ns	$C_L = 10nF$
<a href="#">10</a>	Input to Output Turn-On Propagation Delay	$t_{DON}$	15	65	ns	$C_L = 1nF$
<a href="#">11</a>	Input to Output Turn-Off Propagation Delay	$t_{DOFF}$	15	65	ns	$C_L = 1nF$
<a href="#">12</a>	B Input to Output Turn-On Propagation Delay	$t_{DON}$	15	65	ns	$C_L = 1nF$
<a href="#">13</a>	B Input to Output Turn-Off Propagation Delay	$t_{DOFF}$	15	65	ns	$C_L = 1nF$
<a href="#">14</a>	Input to Output Propagation Delay Match	$t_{DM}$	-8	8	ns	
<a href="#">15</a>	B Input to Output Propagation Delay Match	$t_{DM}$	-8	8	ns	
<a href="#">16</a>	Driver Output Resistance	$R_{ONP}$	-	3.2	$\Omega$	$I_{OUTH} = 45mA$
<a href="#">17</a>	Driver Output Resistance	$R_{ONN}$	-	1.0	$\Omega$	$OUTH = V_{DRV}, I_{OUTL} = -45mA$
			-	3.0	$\Omega$	$OUTH = OUTL, I_{OUTL} = -45mA$
<a href="#">18</a>	Peak Source Current	$I_{SRC}$	1.0	3.0	A	$C_L = 220nF$
<a href="#">19</a>	Peak Sink Current	$I_{SNK}$	1.5	4.0	A	$C_L = 220nF$

### 2.3 Critical Parameter Variables Data

The plots in [Figures 1](#) through [19](#) show the neutron irradiation response of the critical parameters outlined in “[Critical Parameter Listing](#)” on [page 2](#). The figures plot the median only as the data was tightly grouped. The figures also show the SMD parametric limits, which are the same for the pre-irradiation and post-irradiation cases.




Figure 1. ISL70040SEH median quiescent power supply current ( $I_{DDQ}$ ), 4.5V and 13.2V supply, as a function of neutron irradiation at  $5 \times 10^{11}$ ,  $1 \times 10^{12}$ ,  $1 \times 10^{13}$ , and  $1 \times 10^{14} \text{ n/cm}^2$ . The sample size of all four cells was five per cell. This parameter was out of specification (median value of 77.3mA) after  $1 \times 10^{14} \text{ n/cm}^2$  and is not plotted at that level. The SMD limit is 2.5mA maximum (4.5V supply and 13.2V supply).




Figure 2. ISL70040SEH median operating power supply current ( $I_{DDO}$ ), 4.5V and 13.2V supply, as a function of neutron irradiation at  $5 \times 10^{11}$ ,  $1 \times 10^{12}$ ,  $1 \times 10^{13}$ , and  $1 \times 10^{14} \text{ n/cm}^2$ . The sample size of all four cells was five per cell. This parameter was out of specification (median value 82.7mA) after  $1 \times 10^{14} \text{ n/cm}^2$  and is not plotted at that level. The SMD limits are 13mA maximum (4.5V supply) and 15mA maximum (13.2V supply).




Figure 3. ISL70040SEH median output voltage (VDRV), 4.5V and 13.2V supply, as a function of neutron irradiation at  $5 \times 10^{11}$ ,  $1 \times 10^{12}$ ,  $1 \times 10^{13}$ , and  $1 \times 10^{14} \text{ n/cm}^2$ . The sample size of all four cells was five per cell. This parameter was out of specification after  $1 \times 10^{13} \text{ n/cm}^2$ . The SMD limits are 4.29V minimum (4.5V supply) and 4.34V to 4.71V (13.2V supply).




Figure 4. ISL70040SEH median input HIGH level threshold ( $V_{IH}$ ), 4.5V and 13.2V supply, as a function of neutron irradiation at  $5 \times 10^{11}$ ,  $1 \times 10^{12}$ ,  $1 \times 10^{13}$ , and  $1 \times 10^{14} \text{ n/cm}^2$ . The sample size of all four cells was five per cell. The SMD limit is 2.0V maximum (4.5V supply and 13.2V supply).




Figure 5. ISL70040SEH median input LOW level threshold (V<sub>IL</sub>), 4.5V and 13.2V supply, as a function of neutron irradiation at 5x10<sup>11</sup>, 1x10<sup>12</sup>, 1x10<sup>13</sup>, and 1x10<sup>14</sup>n/cm<sup>2</sup>. The sample size of all four cells was five per cell. The SMD limit is 1.0V minimum (4.5V supply and 13.2V supply).




Figure 6. ISL70040SEH median input B HIGH level threshold (V<sub>IH</sub>), 4.5V and 13.2V supply, as a function of neutron irradiation at 5x10<sup>11</sup>, 1x10<sup>12</sup>, 1x10<sup>13</sup>, and 1x10<sup>14</sup>n/cm<sup>2</sup>. The sample size of all four cells was five per cell. The SMD limit is 2.0V maximum (4.5V supply and 13.2V supply).




Figure 7. ISL70040SEH median input B LOW level threshold ( $V_{IL}$ ), 4.5V and 13.2V supply, as a function of neutron irradiation at  $5 \times 10^{11}$ ,  $1 \times 10^{12}$ ,  $1 \times 10^{13}$ , and  $1 \times 10^{14}$  n/cm<sup>2</sup>. The sample size of all four cells was five per cell. The SMD limit is 1.0V minimum (4.5V supply and 13.2V supply).




Figure 8. ISL70040SEH median rise time ( $t_{RISE}$ ) as a function of total dose irradiation at low and at high dose rate, 10nF load capacitance, as a function of neutron irradiation at  $5 \times 10^{11}$ ,  $1 \times 10^{12}$ ,  $1 \times 10^{13}$ , and  $1 \times 10^{14}$  n/cm<sup>2</sup>. The sample size of all four cells was five per cell. The SMD limits are 21ns to 90ns.




Figure 9. ISL70040SEH median fall time ( $t_{FALL}$ ) as a function of total dose irradiation at low and at high dose rate, 10nF load capacitance, as a function of neutron irradiation at  $5 \times 10^{11}$ ,  $1 \times 10^{12}$ ,  $1 \times 10^{13}$ , and  $1 \times 10^{14}$  n/cm<sup>2</sup>. The sample size of all four cells was five per cell. The SMD limits are 16ns to 50ns.




Figure 10. ISL70040SEH median input to output turn-on propagation delay ( $t_{DON}$ ), 4.5V and 13.2V supply, as a function of neutron irradiation at  $5 \times 10^{11}$ ,  $1 \times 10^{12}$ ,  $1 \times 10^{13}$ , and  $1 \times 10^{14}$  n/cm<sup>2</sup>. The sample size of all four cells was five per cell. The SMD limits are 15ns to 65ns.






Figure 11. ISL70040SEH median input to output turn-off propagation delay ( $t_{DOFF}$ ), 4.5V and 13.2V supply, as a function of neutron irradiation at  $5 \times 10^{11}$ ,  $1 \times 10^{12}$ ,  $1 \times 10^{13}$ , and  $1 \times 10^{14} \text{ n/cm}^2$ . The sample size of all four cells was five per cell. The SMD limits are 15ns to 65ns.




Figure 12. ISL70040SEH median B input to output turn-on propagation delay ( $t_{DON}$ ), 4.5V and 13.2V supply, as a function of neutron irradiation at  $5 \times 10^{11}$ ,  $1 \times 10^{12}$ ,  $1 \times 10^{13}$ , and  $1 \times 10^{14} \text{ n/cm}^2$ . The sample size of all four cells was five per cell. The SMD limits are 15ns to 65ns.




Figure 13. ISL70040SEH median B input to output turn-off propagation delay ( $t_{DOFF}$ ), 4.5V and 13.2V supply, as a function of neutron irradiation at  $5 \times 10^{11}$ ,  $1 \times 10^{12}$ ,  $1 \times 10^{13}$ , and  $1 \times 10^{14} \text{ n/cm}^2$ . The sample size of all four cells was five per cell. The SMD limits are 15ns to 65ns.




Figure 14. ISL70040SEH median input to output propagation delay match ( $t_{DM}$ ), 4.5V and 13.2V supply, as a function of neutron irradiation at  $5 \times 10^{11}$ ,  $1 \times 10^{12}$ ,  $1 \times 10^{13}$ , and  $1 \times 10^{14} \text{ n/cm}^2$ . The sample size of all four cells was five per cell. The SMD limits are -8ns to 8ns.




Figure 15. ISL70040SEH median B input to output propagation delay match ( $t_{DM}$ ), 4.5V and 13.2V supply, as a function of neutron irradiation at  $5 \times 10^{11}$ ,  $1 \times 10^{12}$ ,  $1 \times 10^{13}$ , and  $1 \times 10^{14} \text{ n/cm}^2$ . The sample size of all four cells was five per cell. The SMD limits are -8ns to 8ns.




Figure 16. ISL70040SEH median driver output resistance ( $r_{ONP}$ ), output HIGH current 45mA, as a function of neutron irradiation at  $5 \times 10^{11}$ ,  $1 \times 10^{12}$ ,  $1 \times 10^{13}$ , and  $1 \times 10^{14} \text{ n/cm}^2$ . The sample size of all four cells was five per cell. The SMD limit is  $3.2 \Omega$  maximum.




Figure 17. ISL70040SEH median driver output resistance ( $r_{ONN}$ ), output LOW current -45mA, HIGH output at VDRV and at OUTL cases, as a function of neutron irradiation at  $5 \times 10^{11}$ ,  $1 \times 10^{12}$ ,  $1 \times 10^{13}$ , and  $1 \times 10^{14} \text{ n/cm}^2$ . The sample size of all four cells was five per cell. The SMD limits are 1.0Ω maximum (OUTH = VDRV) and 3.0Ω maximum (OUTH = OUTL).




Figure 18. ISL70040SEH median OUTH peak source current ( $I_{SRC}$ ),  $C_L = 220 \text{ nF}$ , as a function of neutron irradiation at  $5 \times 10^{11}$ ,  $1 \times 10^{12}$ ,  $1 \times 10^{13}$ , and  $1 \times 10^{14} \text{ n/cm}^2$ . The sample size of all four cells was five per cell. This parameter was out of specification after  $1 \times 10^{14} \text{ n/cm}^2$ . The SMD limits are 1.0A to 3.0A.




Figure 19. ISL70040SEH median OUTL peak sink current ( $I_{SNK}$ ),  $C_L = 220nF$ , as a function of total dose irradiation at low and at high dose rate for the biased and as a function of neutron irradiation at  $5 \times 10^{11}$ ,  $1 \times 10^{12}$ ,  $1 \times 10^{13}$ , and  $1 \times 10^{14} n/cm^2$ . The sample size of all four cells was five per cell. The SMD limits are 1.5A to 4.0A.

### 3. Discussion and Conclusion

We report the results of Displacement Damage (DD) testing of the ISL70040SEH GaN FET driver using 1MeV neutrons. The test was conducted to determine the ISL70040SEH’s sensitivity to DD caused by neutron or proton environments. Neutron fluences ranged from  $5 \times 10^{11} n/cm^2$  to  $1 \times 10^{14} n/cm^2$ . This project was carried out in collaboration with VPT, Inc. (Blacksburg, VA), and their close support is gratefully acknowledged.

The ISL70040SEH is not formally DD hardened and the data presented in this report is intended for customer guidance only. The part performed very well after  $5 \times 10^{11}$  and  $1 \times 10^{12} n/cm^2$ , but all five  $1 \times 10^{13} n/cm^2$  samples failed output voltage ( $V_{DRV}$ , see Figure 3). All five  $1 \times 10^{14} n/cm^2$  samples failed quiescent power supply current ( $I_{DDQ}$ , see Figure 1), operating power supply current ( $I_{DDO}$ , see Figure 2), and peak output source current ( $I_{SRC}$ , see Figure 18).

The two power supply current parameters were far out of specification, with an  $I_{DDQ}$  median value of 77.3mA and an  $I_{DDO}$  median value of 82.7mA; plotting them (Figures 1 and 2) made little sense, as this would require a major scale change and the parametric response at the lower neutron levels would then be impossible to interpret. At these high levels the parts were effectively nonfunctional. When interpreting the data, note that each neutron irradiation was performed on a different five-unit sample; this is *not* total dose testing, where the damage is cumulative over a number of consecutive downpoints.

We conclude that the part performed well after neutron irradiation to  $5 \times 10^{11}$  and  $1 \times 10^{12} n/cm^2$ . After neutron irradiation to  $1 \times 10^{13}$  and  $1 \times 10^{14} n/cm^2$  the part showed various failure modes, including high power supply currents and greatly reduced output source current.

### 4. Revision History

Rev.	Date	Description
1.00	May.14.19	Initial release.

## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.