

ISL71840SEH, ISL73840SEH

Single-Event Effects (SEE) Testing

TR004

Rev 1.00

December 5, 2016

Introduction

The intense proton and heavy ion environment encountered in space applications can cause a variety of Single-Event Effects (SEE) in electronic circuitry, including Single-Event Upset (SEU), Single-Event Transient (SET), Single-Event Functional Interrupt (SEFI), Single-Event Gate Rupture (SEGR), and Single-Event Burnout (SEB). Single-event effects can lead to system-level performance issues including disruption, degradation, and destruction. For predictable and reliable space system operation, individual electronic components should be characterized to determine their SEE response. This report discusses the results of SEE testing performed on the Intersil ISL71840SEH 16:1 multiplexer (MUX) designed for space applications. The results apply equally to the ISL73840SEH.

Product Description

The ISL71840SEH is a 16:1 analog multiplexer (MUX) that operates with supply voltages from $\pm 10.8\text{V}$ to $\pm 16.5\text{V}$ and input overvoltage capability to $\pm 35\text{V}$. The part is also “cold spare” capable; i.e., inputs of an unpowered part do not leak more than $1\mu\text{A}$ to $\pm 35\text{V}$. The ISL71840SEH is fabricated in a proprietary, Intersil-bonded wafer SOI BiCMOS process. The ISL73840SEH is the same silicon part as the ISL71840SEH. Therefore, the SEE results apply equally to both parts.

Related Literature

- For a full list of related documents, visit our website
 - [ISL71840SEH, ISL73840SEH](#) product page

SEE Test Objectives

The ISL71840SEH was tested to determine its susceptibility to destructive single-event effects (SEGR and SEB, collectively referred to as SEB) and to characterize its Single-Event Transient (SET) behavior over various conditions and ion Linear Energy Transfer (LET) levels. The ISL71840SEH parts tested came from lot J67669.1, wafer #3, manufactured on Intersil's proprietary P6SOI process.

SEE Test Facility

Testing was performed at the Texas A&M University (TAMU) Cyclotron Institute heavy ion facility. This facility is coupled to a K500 super-conducting cyclotron, which is capable of generating a wide range of test particles with the various energy, flux, and fluence levels needed for advanced radiation testing. Details on the test facility can be found on the [TAMU Cyclotron website](#). Testing was carried out on December 15th and 16th of 2014.

SEE Test Set-Up

SEE testing was carried out with the sample in an active configuration. A schematic of the ISL71840SEH SEE test fixture is shown in [Figure 1](#). The test circuit is configured to accept variable supply voltages and two groupings of variable input voltages. The addressing of input IN13 is accomplished with either logic threshold inputs (SW1 closed for 16% and 80% of VREF) or with railed logic inputs (SW1 open for VREF and GND). The output is set to half of VIN13-GND by a resistor divider formed from VIN13 to GND.

The ISL71840SEH samples were in standard ceramic flatpack packages without lids and were assembled on boards that allowed two parts to be irradiated at one time. A 20-foot coaxial cable was used to connect the test fixture to a switch box in the control room, which contained all of the monitoring equipment. The switch box allowed the two test circuits to be controlled and monitored remotely.

Digital multimeters were used to monitor pertinent voltages and currents. LeCroy WaveRunner 4-channel digital oscilloscopes were used to capture and store SET traces at V_{OUT} that exceeded the oscilloscopes' $\pm 20\text{mV}$ AC trigger setting.




FIGURE 1. SCHEMATIC OF THE ISL71840SEH SEE TESTING CONFIGURATION

SEE Damage (SEB) Testing

For the destructive SEE (SEB) tests, conditions were selected to maximize the electrical and thermal stresses on the Device Under Test (DUT), thus ensuring worst-case conditions. The supply voltages were set to the part’s absolute maximum rating of ±20V. The input voltages were set to ±17V and ±35V to stress the switches at relevant extreme conditions. Case temperature was maintained at +125°C by controlling the current flowing into a resistive heater bonded to the underside of the board. Four DUTs were irradiated with 2.954GeV Au ions at normal incidence, resulting in a surface LET = 86.4MeV • cm²/mg. The normal range into silicon for these Au ions after 30mm of air is about 118µm with a Bragg peak range of 53µm. More information can be found on the TAMU Cyclotron website. These conditions guaranteed ions transited all active device volume in this SOI process (about 10µm depth). The switch SW1 in the OPEN condition provided railed (GND and VREF) enable and address lines to the parts. [Table 1](#) summarizes the SEB testing conditions.

TABLE 1. SEB TESTING CONDITIONS

| NUMBER OF TESTS | EFFECTIVE LET (MeV • cm ² /mg) | SW1 | ±VS (V) | VIN13 | VINLO | VINHI | VREF (V) |
|-----------------|---|------|---------|-------|--------|-------|----------|
| Test 1 | 86.4 | OPEN | ±20 | 1.0 | -17.00 | 17.00 | +20 |
| Test 2 | 86.4 | OPEN | ±20 | 1.0 | -35.00 | 35.00 | +20 |

NOTE: Exposure was with 2.954GeV Au at 0° incidence for LET = 86MeV • cm²/mg to a fluence of 5x10⁶ ions/cm² at case temperature of +125°C for each test.

The set of parameters monitored to look for indications of device damage along with the actual measurements appear in [Table 2](#). The currents represent the sum of the currents for two DUTs as called out in [Table 2](#). In all cases, the changes in parameters were within the 8% change of measurement repeatability without the beam and so it was concluded that there was no permanent damage sustained by the parts for any of the SEB testing completed. Each irradiation was carried out to a fluence of 5×10^6 ions/cm². From this data the ISL71840SEH is deemed to have an SEB cross section of less than 1.5×10^{-7} cm² to a confidence of 95% for either test case. Combining all the results for both tests drives the SEB cross section down to 7.5×10^{-8} cm² at a 95% confidence.

TABLE 2. SEB MONITOR PARAMETERS FOR TESTING AT LET_{0°} = 86.4 MeV • cm²/mg and T_{CASE} = +125°C

| DELTA FAILURE CRITERIA | | 0.005 | 8% | 8% | 8% | |
|------------------------|--------|----------------------|----------------------|----------------------|-----------------------|-----|
| MONITORED PARAMETER | | V _{OUT} (V) | I _{S+} (μA) | I _{S-} (μA) | I _{REF} (μA) | |
| DUT1 + DUT2 | Test 1 | Pre | 0.000 | 516 | 512 | 339 |
| | | Post | 0.000 | 513 | 512 | 340 |
| | Test 2 | Pre | 0.000 | 501 | 499 | 343 |
| | | Post | 0.000 | 495 | 495 | 342 |
| DUT3 + DUT4 | Test 1 | Pre | 0.000 | 578 | 574 | 337 |
| | | Post | 0.000 | 536 | 536 | 337 |
| | Test 2 | Pre | 0.000 | 485 | 482 | 337 |
| | | Post | 0.000 | 483 | 483 | 338 |

NOTE: Each irradiation was to a fluence of 5×10^6 ions/cm². No parameter deltas exceeded failure criteria.

SET Testing of ISL71840SEH 16:1 Analog MUX

SET testing was done on four samples of the ISL71840SEH. Testing started with gold (Au) at LET_{0°} = 86.4 MeV • cm²/mg and with the SET detection threshold set to ±20mV deviation AC-coupled on V_{OUT}. Subsequently, the test LET was reduced to 43 MeV • cm²/mg (Ag at 0° incidence) and then finally to 20 MeV • cm²/mg (Cu at 0° incidence). Two separate conditions as shown in [Table 3](#) were applied to each of the four parts tested.

TABLE 3. SET TESTING CONDITIONS

| NUMBER OF TESTS | SW1 | V _{S±} (V) | V _{IN13} | V _{INLO} (V) | V _{INHI} (V) | V _{REF} (V) |
|-----------------|--------|---------------------|-------------------|-----------------------|-----------------------|----------------------|
| Test 1 | CLOSED | ±10.8 | 1.00 | -10.8 | 10.8 | 4.5 |
| Test 2 | CLOSED | ±16.5 | 1.00 | -16.5 | 16.5 | 4.5 |

The first test, tests the part operating at the bottom of the recommended supply voltage range, ±10.8V. The second test exercises the part at the maximum of the supply voltage range, ±16.5V. In both cases the V_{REF} is set to the minimum of the recommended operating range of 4.5V to minimize the noise margin in the addressing circuits. The lower noise margins makes the addressing most susceptible to a SEE that could lead to an address change SET.

[Table 4 on page 4](#) summarizes the SET counts for each test by DUT and then reports the nominal SET cross section for the complement of all four DUTs. The cross sections reported are the nominal found by dividing the event counts by the total fluence generating those counts.

TABLE 4. $\pm 20\text{mV}$ SET COUNTS FOR TESTING OF THE ISL71840SEH

| TEST LET AND FLUENCE PER TEST | TEST CONFIGURATIONS | DUT1 $\pm 20\text{mV}$ EVENT COUNTS | DUT2 $\pm 20\text{mV}$ EVENT COUNTS | DUT3 $\pm 20\text{mV}$ EVENT COUNTS | DUT4 $\pm 20\text{mV}$ EVENT COUNTS | TOTAL CROSS SECTION (cm^2) | COMBINED TEST CROSS SECTION (cm^2) |
|-------------------------------|-----------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|---------------------------------------|---|
| LET = 86 4×10^6 | Test 1, $\pm 10.8\text{ V}$ | 1153 | 1024 | 1332 | 1116 | 2.89×10^{-4} | 3.23×10^{-4} |
| | Test 2, $\pm 16.5\text{ V}$ | 1524 | 1371 | 1275 | 1561 | 3.58×10^{-4} | |
| LET = 43 4×10^6 | Test 1, $\pm 10.8\text{ V}$ | 91 | 79 | 62 | 72 | 1.90×10^{-5} | 2.08×10^{-5} |
| | Test 2, $\pm 16.5\text{ V}$ | 78 | 80 | 86 | 71 | 2.25×10^{-5} | |
| LET = 20 4×10^6 | Test 1, $\pm 10.8\text{ V}$ | 3 | 0 | - | - | 3.75×10^{-7} | 3.75×10^{-7} |
| | Test 2, $\pm 16.5\text{ V}$ | 1 | 2 | - | - | 3.75×10^{-7} | |

NOTE: LET listed in $\text{MeV} \cdot \text{cm}^2/\text{mg}$ and fluence in ions/cm^2 .

Post processing of the captured SET oscilloscope traces generated the composite plots in [Figures 2A](#) through [3D](#) for the LET = $86.4\text{ MeV} \cdot \text{cm}^2/\text{mg}$ case. These plots show the composite of the 20 largest and 20 longest for each sense of the extreme deviation (positive and negative), so they reflect at most, the worst 80 SETs observed in the run. [Figures 2A](#) through [3D](#) are truncated at $\pm 0.2\text{V}$, as that was the limit of the oscilloscope range; this range was necessary to allow triggering at $\pm 0.020\text{V}$. The SET shows a step deviation, either positive or negative, followed by an exponential decay. The magnitudes of the SET steps are within about $\pm 0.15\text{V}$, except for one instance, and do not appear to indicate any change of the MUX addressing state driving V_{OUT} immediately toward either $\pm 10.8\text{V}$ in [Figures 2A](#) through [2D](#) or $\pm 16.5\text{V}$ in [Figures 3A](#) through [3D](#). This is expected as redundancy was applied to the address decoding such that a SET causing an addressing change should be impossible.

The differences between the DUTs in [Figures 2A](#) through [2D](#) SET plots seems more a function of the rarity of the largest and longest events selected for presentation in the plots than different fundamental behaviors of the DUTs. For example, the single largest event seen on DUT4 (lower right plot of [Figures 2A](#) through [2D](#), exceeding -0.2V) likely could have occurred in any of the four DUTs, but random chance placed that single event in DUT4. The similarity of the bulk of the plotted events combined with this statistical sampling interpretation of the rare events makes it reasonable to view the four DUTs as representing the same general underlying SET behavior.

The equivalence of the results in [Figures 4A](#) through [4D](#) is much more readily apparent. All four DUTs produced composites that look very similar.

Composite Plots




FIGURE 2A. DUT1, RUN 401




FIGURE 2B. DUT2, RUN 401




FIGURE 2C. DUT3, RUN 403




FIGURE 2D. DUT4, RUN 403

FIGURE 2. [Figures 2A](#) through [2D](#) are composite plots of extreme SET for LET = 86.4MeV • cm²/mg for DUT1 through DUT4 with ±10.8 V supplies. Each run was to have a fluence of 4.0x10⁶ ions/cm². Post processing selected the 20 largest and longest SET in both positive and negative deviations; not all of 80 such plots were unique. The oscilloscope setting limited the captured deviation range to ±0.2V.

Composite Plots (Continued)




FIGURE 3A. DUT1, RUN 402




FIGURE 3B. DUT2, RUN 402




FIGURE 3C. DUT3, RUN 404




FIGURE 3D. DUT4, RUN 404

FIGURE 3. [Figures 3A](#) through [3D](#) are composite plots of SET for LET = 86.4MeV • cm²/mg for DUT1 through DUT4 and Test 2, ±16.5V supplies. Each run was to a fluence of 4.0x10⁶ ions/cm². Post processing selected the 20 largest and longest SET in both positive and negative deviations; not all of the 80 such plots were unique. The oscilloscope setting limited the deviation range to ±0.2V.


Composite Plots (Continued)

FIGURE 4A. DUT1, RUN 301




FIGURE 4B. DUT2, RUN 301




FIGURE 4C. DUT3, RUN 303




FIGURE 4D. DUT4, RUN 303

FIGURE 4. [Figures 4A](#) through [4D](#) are composite plots of extreme SET for LET = 43MeV • cm²/mg for DUT1 through DUT4 in Test 1, ±10.8V supplies. Each run was to a fluence of 4.0x10⁶ ions/cm². Post processing selected the 20 largest and longest SET in both positive and negative deviations; not all of 80 such plots were unique. The oscilloscope setting limited the deviation range to ±0.2V

Composite Plots (Continued)




FIGURE 5A. DUT1, RUN 302




FIGURE 5B. DUT2, RUN 302




FIGURE 5C. DUT3, RUN 304




FIGURE 5D. DUT4, RUN 304

FIGURE 5. Figures 5A through 5D are composite plots of extreme SET for LET = 43MeV • cm²/mg for DUT1 through DUT4 in Test 2, ±16.5V supplies. Each run was to a fluence of 4.0x10⁶ ions/cm². Post processing selected the 20 largest and longest SET in both positive and negative deviations; not all of 80 such plots were unique. The oscilloscope setting limited the deviation range to ±0.2V.

Composite Plots (Continued)




FIGURE 6A. DUT1, RUN 201

No SET captured for DUT2 at $\pm 10.8V$

FIGURE 6B. DUT2, RUN 201




FIGURE 6C. DUT3, RUN 202




FIGURE 6D. DUT4, RUN 202

FIGURE 6. [Figures 6A](#) through [6D](#) are composite plots of extreme SET for $LET = 20MeV \cdot cm^2/mg$ for DUT1 and DUT2. Test 1 with $\pm 10.8V$ supplies is top row and Test 2 with $\pm 16.5V$ supplies is bottom. Each run was to a fluence of 4.0×10^6 ions/cm². All captured SETs are plotted. The oscilloscope setting limited the deviation range to $\pm 0.2V$.

[Figures 4A](#) through [5D](#) display the composite SET plots for the cases of $LET = 43MeV \cdot cm^2/mg$. Clearly the SET deviations are of considerably lesser magnitude than for the case of $LET = 86MeV \cdot cm^2/mg$ and presage the results for captures at $\pm 20mV$ for the case of $LET = 20MeV \cdot cm^2/mg$.

[Figures 6A](#) through [6D](#) represent all of the SET captured at $LET = 20MeV \cdot cm^2/mg$ triggering on $\pm 20mV$. The low counts encountered for the first four runs (DUT1 and DUT2 at $\pm 10.8V$ and $\pm 16.5V$) led to the second pair of devices (DUT3 and DUT4) being skipped. The total of six SET captured and displayed in [Figures 6A](#) through [6D](#) are equally distributed positive and negative and all have approximate magnitudes of just over the $\pm 20mV$ needed for triggering.

Discussion and Conclusions

SEL and SEB

Testing with Au at $LET_{\angle 0^\circ} = 86 \text{ MeV} \cdot \text{cm}^2/\text{mg}$ did not result in any indications of SEB or SEGR at applied voltages up to the absolute maximum rating of $\pm 20\text{V}$ for supplies and $\pm 35\text{V}$ for inputs. The 2.954 GeV Au had a range into silicon of $117\mu\text{m}$ and a Bragg Range of $53\mu\text{m}$ putting the Bragg peak well into the inactive handle wafer of the SOI part. Functionality and operational currents monitored did not change as a result of the irradiations carried out at a case temperature of $+125^\circ\text{C}$. A minimal interpretation of the possible SEB/SEGR cross section is less than $1.5 \times 10^{-7} \text{ cm}^2$ to a 95% confidence at $LET = 86.4 \text{ MeV} \cdot \text{cm}^2/\text{mg}$ at incidence of 0° for each of the input voltage conditions ($\pm 17\text{V}$ and $\pm 35\text{V}$). In the total testing, the SEB/SEGR possible cross section is less than $7.5 \times 10^{-8} \text{ cm}^2$ at 95% confidence. Therefore, under normal operating conditions, the ISL71840SEH is not susceptible to SEB or SEGR failures up to normal incidence of $LET = 86 \text{ MeV} \cdot \text{cm}^2/\text{mg}$.

SET Results

In SET testing, no indication of an addressing upset was noted. However, SET testing did result in events exceeding the $\pm 20\text{mV}$ threshold criteria at all LET values tested (86, 43, and 20 $\text{MeV} \cdot \text{cm}^2/\text{mg}$ all at normal incidence). The SET events nearly vanished at an $LET = 20 \text{ MeV} \cdot \text{cm}^2/\text{mg}$, yielding a nominal cross section of 3.75×10^{-7} , about 50x smaller than at $43 \text{ MeV} \cdot \text{cm}^2/\text{mg}$. However, this probably means that many SET were smaller than the trigger value of $\pm 20\text{mV}$, not that SET ceased to occur. The total cross section indicated by the SET capture counts topped out at $3.58 \times 10^{-4} \text{ cm}^2$ at $LET = 86 \text{ MeV} \cdot \text{cm}^2/\text{mg}$. The number of SET captures also depends upon the supply voltages with $\pm 10.8\text{V}$ yielding slightly fewer captured SET than with $\pm 16.5\text{V}$, so that it appears the SET results from instantaneous coupling of the output to one of the supply rails. With a single exception, all the SET captured were within $\pm 100\text{mV}$ deviation. The one exception was at -600mV peak and -200mV of output charging at $LET = 86 \text{ MeV} \cdot \text{cm}^2/\text{mg}$.

The observed output SET had decay times of about $15\mu\text{s}$. This is likely set by the capacitive loading on V_{OUT} (about 700pF from the cabling) and the resistance setting the nominal voltage ($5\text{k}\Omega$). Thus, the predicted $3.5\mu\text{s}$ time constant is consistent with that observed. This is important since the application will determine this decay constant and hence the SET duration.

The SET study described here utilized a nominal V_{OUT} of 0.5V , very near GND, so that the rails were almost equally far from the nominal output voltage. It should be expected that, as the nominal V_{OUT} moves toward a supply rail, the SET toward that rail voltage would diminish in magnitude while those toward the opposite rail would increase in magnitude. Thus, the worst case SET for a nominal output near a supply rail could be two times the magnitudes recorded here.

The results presented above apply to both the ISL71840SEH and ISL73840SEH parts.

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.
Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)



SALES OFFICES

Renesas Electronics Corporation

<http://www.renesas.com>

Refer to "<http://www.renesas.com/>" for the latest and detailed information.

Renesas Electronics America Inc.
1001 Murphy Ranch Road, Milpitas, CA 95035, U.S.A.
Tel: +1-408-432-8888, Fax: +1-408-434-5351

Renesas Electronics Canada Limited
9251 Yonge Street, Suite 8309 Richmond Hill, Ontario Canada L4C 9T3
Tel: +1-905-237-2004

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-651-700, Fax: +44-1628-651-804

Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: +49-211-6503-0, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
Room 1709 Quantum Plaza, No.27 ZhichunLu, Haidian District, Beijing, 100191 P. R. China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 301, Tower A, Central Towers, 555 Langao Road, Putuo District, Shanghai, 200333 P. R. China
Tel: +86-21-2226-0888, Fax: +86-21-2226-0999

Renesas Electronics Hong Kong Limited
Unit 1601-1611, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: +852-2265-6688, Fax: +852-2886-9022

Renesas Electronics Taiwan Co., Ltd.
13F, No. 363, Fu Shing North Road, Taipei 10543, Taiwan
Tel: +886-2-8175-9600, Fax: +886-2-8175-9670

Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit #06-02 Hyflux Innovation Centre, Singapore 339949
Tel: +65-6213-0200, Fax: +65-6213-0300

Renesas Electronics Malaysia Sdn.Bhd.
Unit 1207, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics India Pvt. Ltd.
No.777C, 100 Feet Road, HAL 2nd Stage, Indiranagar, Bangalore 560 038, India
Tel: +91-80-67208700, Fax: +91-80-67208777

Renesas Electronics Korea Co., Ltd.
17F, KAMCO Yangjae Tower, 262, Gangnam-daero, Gangnam-gu, Seoul, 06265 Korea
Tel: +82-2-558-3737, Fax: +82-2-558-5338