

Engineering Change Notice

The following table contains a list of engineering changes that are not reflected in the Tsi382 (BGA) Evaluation Board Schematics.

Table 1: ECN for E2010_AS001_02 (Board order number Tsi382-RDK1 V2.0)

No.	Item(s)	Original	Change To
1	Tsi382 Device	Tsi382-66ILVZ1	Tsi382-66ILVZ2
2	JTAG signals pull-ups	2K pull-up on R288, R293, R294, and R295	10K pull-up on resistors
3	EEPROM socket	No EEPROM installed in DIP-8 socket U23	Installed AT25604A-10PU-2.7 Atmel EEPROM in DIP-8 socket U23.
4	PCI reset time too short	C231	10uF, ECJ-1VB0J106M


Tsi382 Evaluation Board Schematics

TABLE OF CONTENTS

- Sheet 1 - Table of Contents
- Sheet 2 - Block Diagram
- Sheet 3 - Tsi382 PCIe/Miscellaneous
- Sheet 4 - PCIe Connectors
- Sheet 5 - Tsi382 PCI Interface
- Sheet 6 - PCI Slot 0 (R/A Top)
- Sheet 7 - PCI Slot 1 (Vertical)
- Sheet 8 - PCI Slot 3 (Vertical)
- Sheet 9 - PCI Slot 2 (Vertical)
- Sheet 10 - Clock Distribution
- Sheet 11 - Power Sources
- Sheet 12 - Tsi382 Power/Regulators
- Sheet 13 - PCI Regulators
- Sheet 14 - Test Devices
- Sheet 15 - Test Devices Cont'd

TITLE :			
TABLE OF CONTENTS			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E2010_SC001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET OF
9-24-2007_9:40			1 15


BLOCK DIAGRAM



TITLE : BLOCK DIAGRAM			
SIZE : C	DRAWING NUMBER : 60E2010_SC001	Version: 1.0	DESIGNER : PHILIP LAUZON
LAST MODIFIED DATE : 1-9-2008_14:55		SHEET 2 OF 15	


TSI382 PCIE/MISCELLANEOUS

TSI382 STRAPS




S1 Default Configuration


Signal	(1=High,0=Low)
N/C	0
PWRUP_EN_ARB	0
N/C	0
PWRUP_PLL_BYPASS	0




TX Compliance Testing




Test for IDT Only



TSI382 JTAG




RESET CONTROLLER




TITLE :			
TSI382 PCIE/MISC			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E2010_SC001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
9-24-2007_9:40			3 OF 15

PCIE CONNECTORS



TITLE :			
PCIE CONNECTORS			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E2010_SC001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
1-9-2008_14:18			4 OF 15

TSI382 PCI INTERFACE



PCI
2 OF 3



PLX has L11 PU to indicate forward bridge

place close to U11 & corresponding 49.9 resistor

TITLE : TSI382 PCI INTERFACE			
SIZE C	DRAWING NUMBER : 60E2010_SC001	Version: 1.0	DESIGNER : PHILIP LAUZON
LAST MODIFIED DATE : 9-24-2007_9:40		SHEET 5 OF 15	

PCI SLOT 0 (R/A)

IDSEL AD16
 - Required Interrupt Routing
 SLOT : BRIDGE
 INTA -> INTA
 INTB -> INTB
 INTC -> INTC
 INTD -> INTD
 - PCI Clock PCI_CLK0
 - PCI Arbitration PCI_GNT#1/PCI_REQ#1



TITLE : PCI SLOT 0			
SIZE C	DRAWING NUMBER : 60E2010_SC001	Version: 1.0	DESIGNER : PHILIP LAUZON
LAST MODIFIED DATE : 9-24-2007_9:40		SHEET 6 OF 15	

PCI SLOT 1 (Vertical)

IDSEL AD17
 - Required Interrupt Routing
 SLOT : BRIDGE
 INTA -> INTB
 INTB -> INTC
 INTC -> INTD
 INTD -> INTA

 - PCI Clock PCI_CLK1

 - PCI Arbitration PCI_GNT#2/PCI_REQ#2





TITLE :			
PCI SLOT 1			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E2010_SC001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
9-24-2007_9:40			7 OF 15

PCI SLOT 3 (Vertical)

IDSEL AD18
 - Required Interrupt Routing
 SLOT : BRIDGE
 INTA -> INTC
 INTB -> INTD
 INTC -> INTA
 INTD -> INTB

 - PCI Clock PCI_CLK2

 - PCI Arbitration PCI_GNT#3/PCI_REQ#3





TITLE :			
PCI SLOT 3			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E2010_SC001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
9-24-2007_9:40			8 OF 15

PCI SLOT 2 (Vertical)

IDSEL AD19


- Required Interrupt Routing
- SLOT : BRIDGE
- INTA -> INTD
- INTB -> INTA
- INTC -> INTB
- INTD -> INTC
- PCI Clock PCI_CLK3
- PCI Arbitration PCI_GNT0#/PCI_REQ#0




TITLE :			
PCI SLOT 2			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E2010_SC001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
9-24-2007_9:40			9 OF 15

CLOCK DISTRIBUTION


PCI EXTERNAL CLOCK



PCIe LOCAL CLOCKGEN




SYS/LOCAL PCIe CLOCK MULTIPLEXER



Frequency Select (ICS87604I)

FBDIV_SEL[0:1]	DIV_SEL[0:1]	OUTPUT
0:0	0:0	100Mhz
0:0	1:0	50Mhz
0:0	1:1	25Mhz
0:1	0:0	133Mhz
0:1	1:0	66Mhz
0:1	1:1	33Mhz


Place resistors near CY2305




TITLE :			
CLOCK DISTRIBUTION			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E2010_SC0013	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
9-24-2007_9:44			10 OF 15

POWER SOURCES



ATX




ATX SUPPLY TOGGLE




GND TESTPOINTS




BOARD SEQUENCING



SYS SUPPLY SWITCH




POWER STATUS




TITLE : POWER SOURCES			
SIZE : C	DRAWING NUMBER : 60E2010_SC001	Version : 1.0	DESIGNER : PHILIP LAUZON
LAST MODIFIED DATE : 9-24-2007_9:40		SHEET 11 OF 15	

TSI382 POWER/REGULATORS




TITLE :			
TSI382 POWER/REGULATORS			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E2010_SC001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
9-24-2007_9:40			12 OF 15

PCI POWER REGULATORS



3.3V SWITCHES




TITLE :			
PCI POWER REGULATORS			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E2010_SC001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
9-24-2007_9:40			13 OF 15

TEST DEVICES

TSI382 V/I ADC


ANALOG SUPPLY

I2C




TITLE :			
TEST DEVICES			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E2010_SC001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
10-3-2007_16:33			14 OF 15

TEST DEVICES CONT'D



PCIARBITER/GPIO CONTROL



TITLE :			
TEST DEVICES CONT'D			
SIZE	DRAWING NUMBER :	Version:	DESIGNER :
C	60E2010_SC001	1.0	PHILIP LAUZON
LAST MODIFIED DATE :			SHEET
9-24-2007_9:40			15 OF 15