

3.3V CMOS OCTAL BUFFER/LINE DRIVER


FEATURES:

- 0.5 MICRON CMOS Technology
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ±0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µW typ. static)
- · Rail-to-Rail output swing for increased noise margin
- Available in QSOP, SOIC, SSOP, and TSSOP packages

DESCRIPTION:

The FCT3244/A octal buffer/line drivers are built using advanced dual metal CMOS technology. These high-speed, low-power buffers are designed to be used as memory data and address drivers, clock drivers, and bus-oriented transmitter/receivers. The three-state controls are designed to operate these devices in a dual-nibble or single-byte mode. All inputs are designed with hysteresis for improved noise margin.

FUNCTIONAL BLOCK DIAGRAM




INDUSTRIAL TEMPERATURE RANGE



INDUSTRIAL TEMPERATURE RANGE

PINCONFIGURATION



TOP VIEW

Package Type	Package Code	Order Code
QSOP	PCG20	QG
SOIC	PSG20	SOG
TSSOP	PGG20	PGG
SSOP	PYG20	PYG

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	–0.5 to +7	V
VTERM ⁽⁴⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	-60 to +60	mA

NOTES:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. Input terminals.
- 4. Outputs and I/O terminals.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	3.5	6	pF
Соит	Output Capacitance	Vout = 0V	4	8	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description
xŌĒ	3-State Output Enable Inputs (Active LOW)
хАх	Data Inputs
хҮх	3-State Outputs

FUNCTION TABLE⁽¹⁾

Inputs		Outputs
xŌĒ	хАх	хҮх
L	L	L
L	Н	Н
Н	Х	Z

NOTE:

1. H = HIGH Voltage Level

X = Don't Care L = LOW Voltage Level

Z = High Impedance



DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = 2.7V$ to 3.6V

Symbol	Parameter	Test Cor	nditions ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Uni
Vih	Input HIGH Level (Input pins)	Guaranteed Logic HIGH Level		2		5.5	V
	Input HIGH Level (I/O pins)	-		2	—	Vcc+0.5	
VIL	Input LOW Level	Guaranteed Logic LOW Level	Guaranteed Logic LOW Level		_	0.8	V
	(Input and I/O pins)						
Ін	Input HIGH Current (Input pins)	Vcc = Max.	VI = 5.5V	_	_	±1	μA
	Input HIGH Current (I/O pins)		VI = VCC	_	_	±1	
lil	Input LOW Current (Input pins)		VI = GND	_	_	±1	
	Input LOW Current (I/O pins)	-	VI = GND	_	_	±1	
Іогн	High Impedance Output Current	Vcc = Max.	Vo = Vcc	_	_	±1	μ
Iozl	(3-State Output pins)	Vo = GND			_	±1	
Vik	Clamp Diode Voltage	Vcc = Min., IIN = -18mA		_	-0.7	-1.2	V
Іодн	Output HIGH Current	VCC = $3.3V$, VIN = VIH or VIL, VO = $1.5V^{(3)}$		-36	-60	-110	m
IODL	Output LOW Current	$V_{CC} = 3.3V$, $V_{IN} = V_{IH}$ or V_{IL} , $V_{O} = 1.5V^{(3)}$		50	90	200	m
Vон	Voн Output HIGH Voltage	Vcc = Min.	Iон = -0.1mA	Vcc-0.2	_		V
		VIN = VIH or VIL	Iон = –3mA	2.4	3		
		VCC = 3V	Iон = – 8mA	2.4 ⁽⁵⁾	3	_	
		VIN = VIH or VIL					
Vol	Output LOW Voltage	Vcc = Min.	IOL = 0.1mA	_	_	0.2	V
		VIN = VIH or VIL	IOL = 16mA	_	0.2	0.4	
			IOL = 24mA		0.3	0.55	
		VCC = 3V	IoL = 24mA		0.3	0.5	
		VIN = VIH or VIL					
los	Short Circuit Current ⁽⁴⁾	Vcc = Max., Vo = GND ⁽³⁾	· ·	-60	-135	-240	m
Vн	Input Hysteresis	_			150	_	m۱
ICCL	Quiescent Power Supply Current	Vcc = Max., VIN = GND or Vc	С		0.1	10	μ <i>l</i>
Іссн Іссz							·

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 3.3V, +25°C ambient and maximum loading.

3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.

4. This parameter is guaranteed but not tested.

5. VoH = Vcc - 0.6V at rated current.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Condit	ions ⁽¹⁾	Min.	Тур.(2)	Max.	Unit
lcc	Quiescent Power Supply Current	Vcc = Max.	VIN = VCC - 0.6V	_	2	30	μA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open xOE = GND	VIN = VCC VIN = GND	-	60	85	μΑ/ MHz
		One Input Toggling 50% Duty Cycle					
IC	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open fi = 10MHz	VIN = VCC VIN = GND	-	0.6	0.9	mA
		50% Duty Cycle xOE = GND	VIN = VCC - 0.6V VIN = GND	-	0.6	0.9	
		One Bit Toggling					
		Vcc = Max. Outputs Open fi = 2.5MHz	Vin = Vcc Vin = GND	-	1.2	1.7(5)	
		50% Duty Cycle xOE = GND Eight Bits Toggling	VIN = VCC - 0.6V VIN = GND	_	1.2	1.8(5)	

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

- 2. Typical values are at Vcc = 3.3V, +25°C ambient.
- 3. Per TTL driven input. All other inputs at Vcc or GND.
- 4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- 5. Values for these conditions are examples of Δ Icc formula. These limits are guaranteed but not tested.
- 6. IC = IQUIESCENT + INPUTS + IDYNAMIC
 - IC = ICC + Δ ICC DHNT + ICCD (fCPNCP/2 + fiNi)
 - Icc = Quiescent Current (Icc, IccH, and Iccz)
 - ΔIcc = Power Supply Current for a TTL High Input
 - DH = Duty Cycle for TTL Inputs High
 - NT = Number of TTL Inputs at DH
 - ICCD = Dynamic Current caused by an Input Transition Pair (HLH or LHL)
 - fcp = Clock Frequency for register devices (zero for non-register devices)
 - NCP = Number of clock inputs at fCP
 - fi = Input Frequency
 - Ni = Number of Inputs at fi

SWITCHING CHARACTERISTICS OVER OPERATING RANGE⁽¹⁾

			74FCT3244		74FCT3244A		
Symbol	Parameter	Condition ⁽²⁾	Min. ⁽³⁾	Max.	Min. ⁽³⁾	Max.	Unit
t PLH	Propagation Delay	CL = 50pF	1.5	6.5	1.5	4.8	ns
t PHL	xAx to xYx	$RL = 500\Omega$					
t PZH	Output Enable Time		1.5	8	1.5	6.2	ns
tPZL							
tphz	Output Disable Time		1.5	7	1.5	5.6	ns
tplz							

NOTES:

1. Propagation Delays and Enable/Disable times are with Vcc = 3.3V ±0.3V, Normal Range. For Vcc = 2.7V to 3.6V, Extended Range, all Propagation Delays and Enable/ Disable times should be degraded by 20%.

2. See test circuit and waveforms.


3. Minimum limits are guaranteed but not tested on Propagation Delays.




74FCT3244/A 3.3V CMOS OCTAL BUFFER/LINE DRIVER


INDUSTRIAL TEMPERATURE RANGE


TEST CIRCUITS AND WAVEFORMS



Test Circuits for All Outputs







Propagation Delay


SWITCHPOSITION

Test	Switch
Open Drain Disable Low Enable Low	6V
Disable High Enable High	GND
All Other Tests	Open


DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.



Pulse Width



Enable and Disable Times


NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; Zo \leq 50 Ω ; tF \leq 2.5ns; tR \leq 2.5ns.
- 3. If Vcc is below 3V, input voltage swings should be adjusted not to exceed Vcc.



74FCT3244/A 3.3V CMOS OCTAL BUFFER/LINE DRIVER

ORDERING INFORMATION



Orderable Part Information

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
А	74FCT3244APGG	PGG20	TSSOP	Ι
	74FCT3244APGG8	PGG20	TSSOP	I
	74FCT3244APYG	PYG20	SSOP	Ι
	74FCT3244APYG8	PYG20	SSOP	I
	74FCT3244AQG	PCG20	QSOP	I
	74FCT3244AQG8	PCG20	QSOP	I
	74FCT3244ASOG	PSG20	SOIC	I
	74FCT3244ASOG8	PSG20	SOIC	I

Speed (ns)	Orderable Part ID	Pkg. Code	Pkg. Type	Temp. Grade
	74FCT3244PGG	PGG20	TSSOP	I
	74FCT3244PGG8	PGG20	TSSOP	I
	74FCT3244PYG	PYG20	SSOP	I
	74FCT3244PYG8	PYG20	SSOP	I
	74FCT3244QG	PCG20	QSOP	I
	74FCT3244QG8	PCG20	QSOP	I
	74FCT3244SOG	PSG20	SOIC	I
	74FCT3244SOG8	PSG20	SOIC	I

Datasheet Document History

09/30/2009	Pg. 6	Updated the ordering information by removing the "IDT" notation and non RoHS part.
08/31/2011	Pg. 6	Added PGG to ordering information.
07/31/2017	Pgs. 2,6	Added table under pin configuration diagram with detailed package information. Updated the ordering information
		diagram adding Tube, Tape and Reel. Added new table of orderable part information.
05/23/2018	Pg. 6	Updated new table of orderable part information.
02/11/2020	Pgs. 1-7	Rebranded as Renesas datasheet.



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD-PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers who are designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only to develop an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third-party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising from your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.01)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit <u>www.renesas.com/contact-us/</u>.