## Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# **M66255FP** 8192 × 10-Bit Line Memory (FIFO)

REJ03F0249-0200 Rev.2.00 Sep 14, 2007

## Description

The M66255FP is a high-speed line memory with a FIFO (First In First Out) structure of 8192-word  $\times$  10-bit configuration which uses high-performance silicon gate CMOS process technology.

It has separate clock, enable and reset signals for write and read, and is most suitable as a buffer memory between devices with different data processing throughput.

## Features

• Memory configuration: 8192 words × 10 bits (dynamic memory)


5 ns (Min)

- High-speed cycle: 30 ns (Min)
- High-speed access: 25 ns (Max)
- Output hold:
- Fully independent, asynchronous write and read operations
- Variable length delay bit
- Output: 3 states


## Application

Digital photocopiers, high-speed facsimile, laser beam printers.

## **Block Diagram**



## **Pin Arrangement**



## **Absolute Maximum Ratings**

			(Ta = 0 ta	o 70°C, unless otherwise noted)
ltem	Symbol	Ratings	Unit	Conditions
Supply voltage	V <sub>CC</sub>	–0.5 to +7.0	V	A value based on GND pin
Input voltage	VI	-0.5 to V <sub>CC</sub> + 0.5	V	
Output voltage	Vo	-0.5 to V <sub>CC</sub> + 0.5	V	
Power dissipation	Pd	825*	mW	Ta = 25°C
Storage temperature	Tstg	–65 to 150	°C	

Note: \* Ta  $\ge$  40°C are derated at –9.7 mW / °C

## **Recommended Operating Conditions**

ltem	Symbol	Min	Тур	Max	Unit
Supply voltage	V <sub>CC</sub>	4.5	5	5.5	V
Supply voltage	GND		0	_	V
Operating ambient temperature	Topr	0		70	°C

## **Electrical Characteristics**

(Ta = 0 to 70°C,  $V_{CC}$  = 5 V ± 10%, GND = 0 V)

Item	Symbol	Min	Тур	Max	Unit	Tes	st Conditions
"H" input voltage	VIH	2.0	_		V		
"L" input voltage	VIL	_	_	0.8	V		
"H" output voltage	V <sub>OH</sub>	$V_{CC}-0.8$	_	_	V	$I_{OH} = -4 \text{ m}$	A
"L" output voltage	V <sub>OL</sub>	—		0.55	V	$I_{OL} = 4 \text{ mA}$	
"H" input current	Ін	_	_	1.0	μA	VI = V <sub>CC</sub>	WE, WRES, WCK, RE, RRES, RCK, D₀ to D <sub>9</sub>
"L" input current	IIL	_		-1.0	μΑ	V <sub>I</sub> = GND	$\label{eq:WE} \begin{array}{l} \overline{\text{WE}},  \overline{\text{WRES}},  \text{WCK}, \\ \overline{\text{RE}},  \overline{\text{RRES}},  \text{RCK}, \\ D_0 \ \text{to} \ D_9 \end{array}$
Off state "H" output current	I <sub>OZH</sub>	_	_	5.0	μA	$V_{O} = V_{CC}$	
Off state "L" output current	I <sub>OZL</sub>	_	_	-5.0	μA	$V_0 = GND$	
Operating mean current dissipation	Icc			150	mA	$V_1 = V_{CC}$ , GND, Output open $t_{WCK}$ , $t_{RCK} = 30$ ns	
Input capacitance	Cı			10	pF	f = 1 MHz	
Off state output capacitance	Co			15	pF	f = 1 MHz	

## Function

When write enable input  $\overline{WE}$  is "L", the contents of data inputs  $D_0$  to  $D_9$  are written into memory in synchronization with rise edge of write clock input WCK. At this time, the write address counter is also incremented simultaneously.

The write functions given below are also performed in synchronization with rise edge of WCK.

When  $\overline{\text{WE}}$  is "H", a write operation to memory is inhibited and the write address counter is stopped.

When write reset input  $\overline{\text{WRES}}$  is "L", the write address counter is initialized.

When read enable input  $\overline{\text{RE}}$  is "L", the contents of memory are output to data outputs  $Q_0$  to  $Q_9$  in synchronization with rise edge of read clock input RCK. At this time, the read address counter is also incremented simultaneously.

The read functions given below are also performed in synchronization with rise edge of RCK.

When  $\overline{RE}$  is "H", a read operation from memory is inhibited and the read address counter is stopped. The outputs are in the high impedance state.

When read reset input  $\overline{\text{RRES}}$  is "L", the read address counter is initialized.

## **Switching Characteristics**

		(*	$\Gamma a = 0$ to $70^{\circ}C$	$V_{\rm CC} = 5 \ V \pm$	10%, GND = 0 V)
Item	Symbol	Min	Тур	Max	Unit
Access time	t <sub>AC</sub>		—	25	ns
Output hold time	t <sub>OH</sub>	5	—	—	ns
Output enable time	t <sub>OEN</sub>	5		25	ns
Output disable time	todis	5	_	25	ns

## **Timing Conditions**

	(Ta = 0 to	$70^{\circ}C, V_{CC} = 5$	$5 \text{ V} \pm 10\%$ , GN	D = 0 V, unles	ss otherwise noted)
ltem	Symbol	Min	Тур	Max	Unit
Write clock (WCK) cycle	t <sub>wck</sub>	30			ns
Write clock (WCK) "H" pulse width	t <sub>wcкн</sub>	12			ns
Write clock (WCK) "L" pulse width	t <sub>WCKL</sub>	12			ns
Read clock (RCK) cycle	t <sub>RCK</sub>	30			ns
Read clock (RCK) "H" pulse width	t <sub>RCKH</sub>	12			ns
Read clock (RCK) "L" pulse width	t <sub>RCKL</sub>	12			ns
Input data setup time to WCK	t <sub>DS</sub>	5			ns
Input data hold time to WCK	t <sub>DH</sub>	5			ns
Reset setup time to WCK or RCK	t <sub>RESS</sub>	5		_	ns
Reset hold time to WCK or RCK	t <sub>RESH</sub>	5	—		ns
Reset nonselect setup time to WCK or RCK	t <sub>NRESS</sub>	5		_	ns
Reset nonselect hold time to WCK or RCK	t <sub>NRESH</sub>	5			ns
WE setup time to WCK	t <sub>WES</sub>	5			ns
WE hold time to WCK	t <sub>WEH</sub>	5			ns
WE nonselect setup time to WCK	t <sub>NWES</sub>	5			ns
WE nonselect hold time to WCK	t <sub>NWEH</sub>	5			ns
RE setup time to RCK	t <sub>RES</sub>	5			ns
RE hold time to RCK	t <sub>REH</sub>	5			ns
RE nonselect setup time to RCK	t <sub>NRES</sub>	5		_	ns
RE nonselect hold time to RCK	t <sub>NREH</sub>	5		_	ns
Input pulse rise/fall time	tr, tf			20	ns
Data hold time*	t <sub>H</sub>			20	ms


Notes: Perform reset operation after turning on power supply.

\* For 1-line access, the following should be satisfied:

 $\overline{\text{WE}}$  "H" level period  $\leq$  20 ms - 8192  $t_{\text{WCK}}-\overline{\text{WRES}}$  "L" level period

 $\overline{\text{RE}}$  "H" level period  $\leq 20\mbox{ ms}-8192\mbox{ }t_{\text{RCK}}-\overline{\text{RRES}}$  "L" level period

## **Test Circuit**



Input pulse level: 0 to 3 V


Input pulse rise/fall time: 3 ns

Decision voltage input: 1.3 V

Decision voltage output: 1.3 V (However, t<sub>ODIS (LZ)</sub> is 10% of output amplitude and t<sub>ODIS (HZ)</sub> is 90% of that for decision)

The load capacitance C<sub>L</sub> includes the floating capacitance of connection and the input capacitance of probe.


Parameter	SW1	SW2		
t <sub>ODIS (LZ)</sub>	Closed	Open		
t <sub>ODIS (HZ)</sub>	Open	Closed		
t <sub>oen (zl)</sub>	Closed	Open		
t <sub>OEN (ZH)</sub>	Open	Closed		




## t<sub>ODIS</sub>/t<sub>OEN</sub> Test Condition

## **Operating Timing**


## Write Cycle



### Write Reset Cycle



### Matters that Needs Attention when WCK Stops




Input data of n cycle is read at the rising edge after WCK of n cycle and writing operation starts in the WCK low-level period of n + 1 cycle. The writing operation is complete at the falling edge after n + 1 cycle.

To stop reading write data at n cycle, enter WCK before the rising edge after n + 1 cycle.


When the cycle next to n cycle is a disable cycle, WCK for a cycle requires to be entered after the disable cycle as well.

#### M66255FP

## **Read Cycle**




### **Read Reset Cycle**



## Variable Length Delay Bits


#### 1-line (8192 Bits) Delay

A write input data is written into memory at the second rise edge of WCK in the cycle, and a read output data is output from memory at the first rise edge of RCK in the cycle, so that 1-line delay can be made easily.




### N-bit Delay Bit

(Making a reset at a cycle corresponding to delay length)




## N-bit Delay 2

(Sliding  $\overline{\text{WRES}}$  and  $\overline{\text{RRES}}$  at a cycle corresponding to delay length)



## N-bit Delay 3


(Disabling  $\overline{\text{RE}}$  at a cycle corresponding to delay length)



### Shortest Read of Data "n" Written in Cycle n

(Cycle n - 1 on read side should be started after end of cycle n + 1 on write side)

When the start of cycle n - 1 on read side is earlier than the end of cycle n + 1 on write side, output Qn of cycle n becomes invalid.





In the figure shown below, the read of cycle n - 1 is invalid.

#### Longest Read of Data "n" Written in Cycle n: 1-line Delay


(Cycle n <1>\* on read side should be started when cycle n <2>\* on write is started)

Output Qn of n cycle <1>\* can be read until the start of reading side n cycle <1>\* and the start of writing side n cycle <2>\* overlap each other.






## **Application Example**



Laplacian Filter Circuit for Correction of Resolution in the Secondary Scanning Direction

## **Package Dimensions**



## RenesasTechnology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Benesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan
  Pines
  This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information in this document.
  This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for the intersect on the information in this document.
  The document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for the tendology described in this document.
  The order data. diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date their document with a pay with use. When exporting the products or the tendology described herein, you should follow the applicable export control laws and regulations, and proceedures required by such laws and regulations.
  Al Information included in this document, but as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date their document, when the set of the date their document, and their document.
  Renesas has used reasonable care in compiling the information in this document, but Renesas assumes no liability whatsoever for any damages incurred as a set descondure sequired by the date was and the date their document.
  When using or otherwise regulations in the failure of moleculation in the date their document.
  When using or otherwise regulations in the failure of the tess assumes no liability whatsoever for any damages incurred as a failure of their document.
  When using or otherwise r



#### **RENESAS SALES OFFICES**

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

#### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

### Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

http://www.renesas.com