

PMIC Solution for RZ/V2H and RZ/V2N

Power Tree

This document describes the power systems required for RZ/V2H and RZ/V2N, including register settings of RAA215300, DA9141 (for RZ/V2H), and DA9130 (for RZ/V2N).

The RAA215300 is a high-performance, low-cost, 9-channel PMIC designed for 32-bit and 64-bit MCU and MPU applications. It supports DDR3, DDR3L, DDR4, and LPDDR4 memory power interfaces. The internally compensated regulators, built-in Real-Time Clock (RTC), 32kHz crystal oscillator, and coin cell battery charger provide a highly integrated, small footprint power solution ideal for System-On-Module (SOM) applications.

The DA9141 is a high-efficiency, high current, quad-phase, step-down DC/DC (buck) converter with integrated switching FETs and can drive loads up to 25A continuous, 40A peak.

The DA9130 is a high-efficiency, 10A, dual-phase, step-down DC/DC (buck) converter with integrated switching FETs.

Target Device

- RZ/V2H
- RZ/V2N

Contents

1.	Terms and Definitions	2
2.	References	2
3.	Power Tree	3
	3.1 Renesas Components in Power Tree	4
4.	Power Requirements	5
	4.1 Power Sequence – CA55 Boot Mode	5
5.	Variant Table and Ordering Information	6
6.	Register Settings	7
7.	Revision History	2



1. Terms and Definitions

- CH<x> Channel <x>, where x = 1 to 4
- LDO Low Dropout linear regulator
- OTP One-Time Programmable
- QFN Quad Flat-pack No-lead (package)

2. References

- RAA215300 Datasheet
- RZ/V2H-EVK RZ/V2H Quad-core Vision AI MPU Evaluation Kit
- DA9141 Datasheet
- DA9130 Datasheet
- ISL6185 Datasheet
- SLG59M1603V Datasheet
- SLG59M1717V Datasheet



3. Power Tree



Figure 1. Power Tree for RZ/V2H and RZ/V2N



3.1 Renesas Components in Power Tree

Table 1. Renesas Components in Power Trees

Part Number	Description
RAA215300A2GNP#HA2	PMIC
ISL61852CCRZ	Dual USB Port Power Supply Controller
ISL80031A	3A Synchronous Buck Converter in 2x2 DFN Package
ISL80015	Compact Synchronous Buck Converter
ISL97701IRZ-T7	Boost Regulator with Integrated Schottky and Input Disconnect Switch
RAA211250GSP#HA0	Integrated FET 30V, 5A Synchronous Buck Regulator with Internal Compensation and Programmable Frequency
DA9141-08F72 (for use with RZ/V2H)	High-Performance, 25 A continuous, 40 A Peak, DC-DC Converter
DA9130-08RT2 (for use with RZ/V2N)	High-Performance, 10 A, Dual-Phase DC-DC Converter
SLG7RN46898	GreenPAK - Power-On reset & sequence control
SLG59M1603V	GreenFET Dual N-Channel Load Switch
SLG59M1717V	GreenFET Single N-Channel Load Switch



4. Power Requirements

4.1 Power Sequence – CA55 Boot Mode

PMIC_PWRON]
(PMIC Buck2) VDD1G_1p8	s, f	50ms →
(PMIC Buck6) VDD1G_0p8	Ams -	50ms
MPIO3 (Ext. VR PG)	10ms	60ms
(PMIC Buck4) D3.3V	<u>←12ms</u>	
(PMIC Buck3) S1.8V	< <u>15ms</u> →	14ms
(PMIC Buck1) VDD09_CA55	<15ms→	< ^{14ms} →
VDD4G_3p3		
VDD08_DDR		
VDD3G_0p8		
VDD4G_0p8		
PMIC_MPIO1	<u>↓ 17ms</u>	12ms
DDR_VDDQ_1.1V		
PMIC_MPIO2	19ms	5ms
DDR_VDDQ_LP_0.6V		┝┑╲
(PMIC Buck5) S1.2V Ether PHY	← 19ms →	10ms
(GreenPAK) QRESN	35ms 0.125µs	
(V2H) PWEN0	10ms	
VDD2G_1p8		
(PMIC LDO1) VDD1833_SD0	40ms	
(PMIC LDO2) VDD1833_SD1	40ms	
(V2H) PWEN1		2ms
(GreenPAK) VDD5G_1p8_EN		
VDD5G_1p8		
(PMIC LDO3) LDO3_1p2	40ms	·]
(V2H) PW <u>EN2</u>		2015
(GreenPAK) VDD6G_1p2_EN		
VDD6G_1p2		
(GreenPAK) ETC_RESETN	20ms	

Figure 2. Power Sequence - CA55 Boot Mode



5. Variant Table and Ordering Information

Part Number	Package	Size	Shipment Form	Pack Quantity
RAA215300AGNP#HA2	QFN56	5mm×5mm Exposed Paddle	Reel	1000
DA9141-08F72 (for use with RZ/V2H)	60 FCBGA	4.5mm×7mm 0.65 mm pitch	Reel	2600
DA9130-08RT2 (for use with RZ/V2N)	24 FCQFN wettable flanks	3.3mm x 4.8mm	T&R, 4800 pcs	3 Reels - 14400
ISL61852CCRZ (ISL61852CCRZ-T)	8 Lead DFN	3mm×3mm	Tray (Reel)	-
ISL80031FRZ-T	8 Ld DFN	2mm×2mm	Reel	1000
ISL80015FRZ-T	8 Ld TDFN	2mm×2mm	Reel	1000
ISL80015IRZ-T	8 Ld TDFN	2mm×2mm	Reel	250
ISL97701IRZ-T7	10 Ld 3x3 DFN	3mm×3mm	Reel	1000
RAA211250GNP#HA0	20 Ld QFN	4mm×3.5mm	Reel	6000
SLG59M1603V	STDFN 14L	1mm×3mm	Reel	3000
SLG59M1717V	STQFN 16L	1.6mm×2.5mm	Reel	3000
SLG7RN46898	-	-	-	-

Table 2. Variant Table



6. Register Settings

Register Address	Register Name	Default Value	Description
0x1E	Main Slave Address	0x00	Main Slave address = 0x12
0x1F	RTC Slave Address	0x00	RTC Slave Address
0x20	Buck1 Enable	0x05	Buck1 Enabled in Active state and Disabled in Sleep state. ABS enabled. Phase Sync and Spread Spectrum disabled
0x21	Buck1 ACTIVE	0x02	Buck1 Output in Active state = 0.9V (Auto)
0x22	Buck1 SLEEP	0x02	Buck1 Output in Sleep state = 0.9V (Disabled)
0x23	Buck1 Power On	0x0F	Buck1 Power-On Delay = 15ms
0x24	Buck1 Power Off	0x0E	Buck1 Power-Off Delay = 14ms
0x25	Buck1 SR	0x5A	Buck1 Start Up and Shutdown time = 2ms DVS ramp-up and ramp-down slew rate = 8mV/µs
0x26	Buck1 Config	0x0B	Buck1 Switching frequency = 0.833MHz Output discharge = Fast
0x27	Buck2 Enable	0x07	Buck2 Enabled in Active and Sleep states. ABS enabled. Phase Sync and Spread Spectrum disabled
0x28	Buck2 ACTIVE	0x0E	Buck2 Output in Active state = 1.8V (Auto)
0x29	Buck2 SLEEP	0x0E	Buck2 Output in Sleep state = 1.8V (Auto)
0x2A	Buck2 Power On	0x02	Buck2 Power-On Delay = 2ms
0x2B	Buck2 Power Off	0x32	Buck2 Power-Off Delay = 50ms
0x2C	Buck2 SR	0x5A	Buck2 Start Up and Shutdown time = 2ms DVS ramp-up and ramp-down slew rate = 8mV/µs
0x2D	Buck2 Config	0x07	Buck2 Switching Frequency = 0.769MHz Output discharge = Fast
0x2E	Buck3 Enable	0x05	Buck3 Enabled in Active state and Disabled in Sleep state. ABS enabled. Phase Sync and Spread Spectrum disabled
0x2F	Buck3 ACTIVE	0x00	Buck3 Output in Active state = 1.8V (Auto)
0x30	Buck3 SLEEP	0x00	Buck3 Output in Sleep state = 1.8V (Disabled)
0x31	Buck3 Power On	0x0F	Buck3 Power-On Delay = 15ms
0x32	Buck3 Power Off	0x0E	Buck3 Power-Off Delay = 14ms
0x33	Buck3 SR	0x5A	Buck3 Start Up and Shutdown time = 2ms DVS ramp-up and ramp-down slew rate = 8mV/µs
0x34	Buck3 Config	0x1B	Buck3 Switching Frequency = 1.54MHz Output discharge = Fast
0x35	Buck4 Enable	0x07	Buck4 Enabled in Active and Sleep states. ABS enabled. Phase Sync and Spread Spectrum disabled
0x36	Buck4 ACTIVE	0x0F	Buck4 Output in Active state 3.3V
0x37	Buck4 SLEEP	0x0F	Buck4 Output in Sleep state = 3.3V
0x38	Buck4 Power On	0x0C	Buck4 Power-On Delay = 12ms
0x39	Buck4 Power Off	0x14	Buck4 Power-Off Delay = 20ms

Table 3. Register Setting RAA215300AGNP#HA2



Register Address	Register Name	Default Value	Description
0x3A	Buck4 SR	0x5A	Buck4 Start Up and Shutdown time = 2ms DVS ramp-up and ramp-down slew rate = 8mV/µs
0x3B	Buck4 Config	0x1B	Buck4 Switching Frequency = 1.54MHz Output discharge = Fast
0x3C	Buck5 Enable	0x07	Buck5 Enabled in Active and Sleep states. ABS enabled. Phase Sync and Spread Spectrum disabled
0x3D	Buck5 ACTIVE	0x00	Buck5 Output in Active state = 1.2V
0x3E	Buck5 SLEEP	0x00	Buck5 Output in Sleep state = 1.2V
0x3F	Buck5 Power On	0x13	Buck5 Power-On Delay = 19ms
0x40	Buck5 Power Off	0x0A	Buck5 Power-Off Delay = 10ms
0x41	Buck5 SR	0x5A	Buck5 Start Up and Shutdown time = 2ms DVS ramp-up and ramp-down slew rate = 8mV/µs
0x42	Buck5 Config	0x1B	Buck5 Switching Frequency = 1.54MHz Output discharge = Fast
0x43	Buck6 Enable	0x07	Buck6 Enabled in Active and Sleep states. ABS enabled. Phase Sync and Spread Spectrum disabled
0x44	Buck6 ACTIVE	0x50	Buck6 Output set to 1.1V in Active state, but VTTREF is enabled so output = VREFIN/2 FPWM Independent soft-start, not linked to buck2
0x45	Buck6 SLEEP	0xD0	Buck6 Output set to 1.1V in Sleep state, but VTTREF is enabled so output = VREFIN/2 FPWM Independent soft-start, not linked to buck2
0x46	Buck6 Power On	0x04	Buck6 Power-On Delay = 4ms
0x47	Buck6 Power Off	0x32	Buck6 Power-Off Delay = 50ms
0x48	Buck6 SR	0x5A	Buck6 Start Up and Shutdown time = 2ms DVS ramp-up and ramp-down slew rate = 8mV/µs
0x49	Buck6 Config	0x03	Buck6 Switching Frequency = 0.667MHz Output discharge = Fast
0x4A	LDO1 ACTIVE	0x67	LDO1 Enabled in Active state Active 0 setting = 3.3V Active 1 setting = 1.8V Bypass operation disabled
0x4B	LDO1 SLEEP	0x04	LDO1 disabled in Sleep state
0x4C	LDO1 Power On	0x28	LDO1 Power-On Delay 40ms
0x4D	LDO1 Power Off	0x02	LDO1 Power-Off Delay = 2ms
0x4E	LDO1 SR	0x5A	LDO1 Start Up and Shutdown time = 2ms DVS ramp-up and ramp-down slew rate = 8mV/µs

Table 3. Register Setting RAA215300AGNP#HA2 (Cont.)

Table 3. Register Setting RAA215300AGNP#HA2 (Cont.)

Register Address	Register Name	Default Value	Description
0x4F	LDO2 ACTIVE	0x67	LDO2 Enabled in Active state Active 0 setting = 3.3V Active 1 setting = 1.8V Bypass operation disabled
0x50	LDO2 SLEEP	0x04	LDO2 disabled in Sleep state.
0x51	LDO2 Power On	0x28	LDO2 Power-On Delay = 40ms
0x52	LDO2 Power Off	0x02	LDO2 Power-Off Delay = 2ms
0x53	LDO2 SR	0x5A	LDO2 Start Up and Shutdown time = 2ms DVS ramp-up and ramp-down slew rate = 8mV/µs
0x54	LDO3 ACTIVE SLEEP	0xD2	LDO3 Enabled in Active and Sleep states Active setting = 1.2V Sleep setting = 1.2V
0x55	LDO3 Power On	0x28	LDO3 Power-On Delay = 40ms
0x56	LDO3 Power Off	0x02	LDO3 Power-Off Delay = 2ms
0x57	LDO3 SR	0x5A	DVS ramp-up and ramp-down slew rate = 8mV/µs
0x58	LDOs Config	0x3F	LDO1, LDO2, LDO3 discharge = Fast
0x64	nINT Mask 1	0x00	Undervoltage fault on each buck regulator is not masked from INT#.
0x65	nINT Mask 2	0x00	VIO PGOOD fault is not masked from INT#. Undervoltage fault on each LDO is not masked from INT#.
0x66	nINT Mask 3	0x00	Overvoltage fault on each buck regulator is not masked from INT#.
0x67	nINT Mask 4	0x00	Buck1 high current fault is not masked from INT#.
0x68	nINT Mask 6	0x00	The following faults are not masked from INT#. PGOODCCBAT VREFIN UVLO AVDD UVPD NVM CRST Triggered WDT Error Over-temperature warning
0x69	Fault Config 1	0x3F	Shut down all regulators if any buck regulator is undervoltage.
0x6A	Fault Config 2	0x07	Shut down all regulators if any LDO is undervoltage.
0x6B	Fault Config 3	0x7F	Shut down all regulators if VREFIN is undervoltage. Shut down all regulators if any buck regulator is overvoltage.
0x6C	Block EN	0x00	VBAT comparator enabled. Watchdog timer enabled. Power down when watchdog timer expires. Reset when watchdog timer expires. Power down when CRST_IN# is asserted.

Register Address	Register Name	Default Value	Description
0x6F	Config 1	0xFA	Battery charge current = 60µA. Temperature warning = 120°C. Buck1 high current warning = 6A. AVDD UVPD threshold = 2.7V. PWRON = on/off switch.
0x70	Config 2	0xF8	VCCBAT = 3.3V.
0x71	Config 3	0x17	VIO Timeout = 1ms. Cold reset delay = 255ms.
0x74	MPIO1 Power On	0x11	MPIO1 Power-On delay = 17ms
0x75	MPIO1 Power Off	0x0C	MPIO1 Power-Off delay = 12ms
0x76	MPIO2 Power On	0x13	MPIO2 Power-On delay = 19ms
0x77	MPIO2 Power Off	0x05	MPIO2 Power-Off delay = 5ms
0x78	MPIO3 Power On	0x0A	MPIO3 Power-On delay = 10ms
0x79	MPIO3 Power Off	0x3C	MPIO3 Power-Off delay = 60ms
0x80	MPIO Assertion	0x38	External VR enable signals will be de-asserted in Sleep state.
0x89	Shutdown Config	0x02	Shut down all regulators, applying discharge resistors and respective shutdown time settings.
0x8A	MPIO0 Config	0x00	Disabled.
0x8B	MPIO1 Config	0x2E	External VR EN output, Open drain NMOS, Active High.
0x8C	MPIO2 Config	0x2E	External VR EN output, Open drain NMOS, Active High.
0x8D	MPIO3 Config	0x22	External VR PGOOD input, high impedance, Active High.
0x8E	MPIO4 Config	0x00	Disabled.
0x8F	MPIO5 Config	0x00	Disabled.
0x90	PWRON Polarity Config	0x01	Active high.

Table 3. Register Setting RAA215300AGNP#HA2 (Cont.)

Table 4. Register Settings DA9141-08F72

Register Address	Register Name	Default Value	Description
0x07	SYS_MASK_0	0x07	nIRQ interrupt, all masked
0x08	SYS_MASK_1	0x0F	nIRQ interrupt, all masked
0x09	SYS_MASK_2	0x07	nIRQ interrupt, all masked
0x0A	SYS_MASK_3	0x0D	nIRQ interrupt, all masked
0x0B	SYS_CONFIG_0	0x00	Delay for CH1 disabled.
0x0D	SYS_CONFIG_2	0x18	Over current latch-off function disabled. OC event is masked during DVC. PG is masked as power good during DVC.
0x0E	SYS_CONFIG_3	0x00	Oscillator tuning (OSC_TUNE) is off. I2C_TIMEOUT is disabled.
0x10	SYS_GPIO0_0	0x02	GPIO0 set to EN1 input.

Register Address	Register Name	Default Value	Description
0x11	SYS_GPIO0_1	0x00	GPIO0 debounce disabled. GPI: pull-down disabled, GPO: pull-up to AVDD disabled. Active High, Dual-edge triggered.
0x12	SYS_GPIO1_0	0x08	GPIO1 set to DVC1 input.
0x13	SYS_GPIO1_1	0x08	GPIO1 debounce disabled. GPI: pull-down disabled, GPO: pull-up to AVDD disabled. Active High, Dual-edge triggered.
0x14	SYS_GPIO2_0	0x10	GPIO2 set to PG1 output, Open Drain.
0x15	SYS_GPIO2_1	0x08	GPIO2 debounce disabled. GPI: pull-down enabled, GPO: pull-up to AVDD enabled. Active High, Dual-edge triggered.
0x16	SYS_GPIO3_0	0x00	GPIO3 disabled.
0x18	SYS_GPIO4_0	0x00	GPIO4 disabled.
0x20	BUCK_BUCK1_0	0x36	DVC ramp-down slew rate = 10mV/µs DVC ramp-up slew rate = 10mV/µs
0x21	BUCK_BUCK1_1	0x36	Shutdown slew rate = 10mV/µs Start-up slew rate = 10mV/µs
0x22	BUCK_BUCK1_2	0x09	CH1 current limit = 14.5A
0x23	BUCK_BUCK1_3	0x82	CH1 Vmax = 1.3V
0x24	BUCK_BUCK1_4	0x0A	CH1 output A selected. CH1 B mode set to FPWM with phase shedding. CH1 A mode set to FPWM with phase shedding.
0x25	BUCK_BUCK1_5	0x50	CH1 output voltage A = 0.8V
0x26	BUCK_BUCK1_6	0x55	CH1 output voltage B = 0.85V
0x48	OTP_DEVICE_ID	0x00	Device ID
0x49	OTP_VARIANT_ID	0x01	Mark revision Code = 0, Chip Variant Code = 1
0x4A	OTP_CUSTOMER_ID	0x02	Customer ID
0x4B	OTP_CONFIG_ID	0x08	OTP Variant 08

Table 4. Register Settings DA9141-08F72 (Cont.)

Table 5. Register Settings DA9130-08RT2

Register Address	Register Name	Default Value	Description
0x07	SYS_MASK_0	0x07	nIRQ interrupt, all masked
0x08	SYS_MASK_1	0xFF	nIRQ interrupt, all masked
0x09	SYS_MASK_2	0x07	nIRQ interrupt, all masked
0x0A	SYS_MASK_3	0x0F	nIRQ interrupt, all masked
0x0D	SYS_CONFIG_2	0x01	Over current latch-off disabled. OC event is not masked during DVC. PG is not masked during DVC.
0x0E	SYS_CONFIG_3	0x00	Oscillator tuning (OSC_TUNE) is off. I2C_TIMEOUT is disabled.
0x10	SYS_GPIO0_0	0x02	GPIO0 set to EN1 input.



Register Address	Register Name	Default Value	Description
0x11	SYS_GPIO0_1	0x00	GPIO debounce disabled. GPI: pull-down disabled, GPO: pull-up to AVDD disabled. Active high. Dual edge triggered.
0x12	SYS_GPIO1_0	0x08	GPIO1 set to DVC1 input.
0x13	SYS_GPIO1_1	0x08	GPIO1 debounce disabled. GPI: pull-down enabled, GPO: pull-up to AVDD enabled. Active High, Dual-edge triggered.
0x14	SYS_GPIO2_0	0x10	GPIO2 set to PG1 output.
0x15	SYS_GPIO2_1	0x00	GPIO2 debounce disabled. GPI: pull-down disabled, GPO: pull-up to AVDD disabled. Active-high. Dual-edge triggered.
0x20	BUCK_BUCK1_0	0x00	CH1 SR DVC DWN = 10mV/8us, CH1 SR DVC UP = 10mV/8us
0x21	BUCK_BUCK1_1	0x00	CH1 SR SHDN = 10mV/8us, CH1 SR STARTUP = 10mV/8us
0x22	BUCK_BUCK1_2	0x09	CH1 current limit = 7.50A
0x23	BUCK_BUCK1_3	0xBE	CH1 V Max A = 1.90V
0x24	BUCK_BUCK1_4	0x0A	CH1_B_MODE: Force PWM operation (with phase shedding) CH1_A_MODE: Force PWM operation (with phase shedding)
0x25	BUCK_BUCK1_5	0x50	CH1 voltage A = 0.80V
0x26	BUCK_BUCK1_6	0x55	CH1 voltage B = 0.85V
0x48	OTP_DEVICE_ID	0x00	Device ID
0x49	OTP_VARIANT_ID	0x00	Mark revision Code = 0, Chip Variant Code = 0
0x4A	OTP_CUSTOMER_ID	0x02	Customer ID
0x4B	OTP_CONFIG_ID	0x08	OTP Variant 08

Table 5. Register Settings DA9130-08RT2 (Cont.)

7. Revision History

Revision	Date	Description
1.00	Oct 2, 2024	Initial release.

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power is supplied until the power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a systemevaluation test for the given product.

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
- 5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
- 8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for systems manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Disclaimer Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.