

# Interface IP

# FPD-Link Receiver for TSMC 22nm ULP

## **Overview**

The Renesas FPD-Link Receiver is useful 5 Data Channel LVDS Receiver and 1:7 SERIAL to PARALLEL Converting of TSMC 22nm ULP process.

# **Key Features**

- Renesas FPD-Link Receiver can be used for analog receiver of following interface.
  - ANSI/TIA/EIA-644%
- Technology is TSMC 22nm ULP 1p10M.
- Supply voltage can be applied 0.9V for voltage, 1.8V for IO voltage.
- With an input clock at 85MHz, the maximum data rate of each channel is 595Mbps.
- Clock Monitor function can detect an anomaly status of the input clock(CLK\_P/N) and PLL output clock.

  \* Except for voltage range of Vin.

I VDS Receiver

# **Block Diagram**

### DATA0\_P • ► CH0\_DATA[6:0] DATA0 N= 1:7SERIAL to PARALLEI DATA1 P = CH0\_DATA[6:0] DATA1\_N = DATA2\_P CH0\_DATA[6:0] DATA2\_N = DATA3\_P CH0\_DATA[6:0] DATA3\_N = DATA4\_P CH0\_DATA[6:0] DATA4\_N = CLK P **PLL** CLK\_N .

Clock Monitor

**FPD-Link Receiver** 

\*Before purchasing or using any Renesas Electronics products listed herein, please refer to the latest product manual and/or data sheet in advance.

CTPD-24-106 R06PF0065EJ0101

► Monitor out